RISC-V: Merge ELF attribute for ld.
[deliverable/binutils-gdb.git] / bfd / ChangeLog
index 3fc4606d0a69b7017e95e48201c8281df262e06a..529ac73cf9b5c5fbafe2e5bc529a3c24742414d4 100644 (file)
@@ -1,3 +1,81 @@
+2019-01-16  Kito Cheng  <kito@andestech.com>
+           Nelson Chu  <nelson@andestech.com>
+
+       * elfnn-riscv.c (in_subsets): New.
+       (out_subsets): Likewise.
+       (merged_subsets): Likewise.
+       (riscv_std_ext_p): Likewise.
+       (riscv_non_std_ext_p): Likewise.
+       (riscv_std_sv_ext_p): Likewise.
+       (riscv_non_std_sv_ext_p): Likewise.
+       (riscv_version_mismatch): Likewise.
+       (riscv_i_or_e_p): Likewise.
+       (riscv_merge_std_ext): Likewise.
+       (riscv_merge_non_std_and_sv_ext): Likewise.
+       (riscv_merge_arch_attr_info): Likewise.
+       (riscv_merge_attributes): Likewise.
+       (_bfd_riscv_elf_merge_private_bfd_data): Merge attribute.
+
+       * elfnn-riscv.c (riscv_elf_obj_attrs_arg_type): New.
+       (elf_backend_obj_attrs_vendor): Define.
+       (elf_backend_obj_attrs_section_type): Likewise.
+       (elf_backend_obj_attrs_section): Likewise.
+       (elf_backend_obj_attrs_arg_type): Define as
+       riscv_elf_obj_attrs_arg_type.
+       * elfxx-riscv.c (riscv_estimate_digit): New.
+       (riscv_estimate_arch_strlen1): Likewise.
+       (riscv_estimate_arch_strlen): Likewise.
+       (riscv_arch_str1): Likewise.
+       (riscv_arch_str): Likewise.
+       * elfxx-riscv.h (riscv_arch_str): Declare.
+
+2019-01-14  John Darrington <john@darrington.wattle.id.au>
+
+       * bfd-in2.h [BFD_RELOC_S12Z_OPR]: New reloc.
+       * libbfd.h: regen.
+       * elf32-s12z.c (eld_s12z_howto_table): R_S12Z_OPR takes non zero
+       source field.  (md_apply_fix): Apply final fix
+       to BFD_RELOC_S12Z_OPR.
+       * reloc.c[BFD_RELOC_S12Z_OPR]: New reloc.
+
+2019-01-14  Maamoun Tarsha  <maamountk@hotmail.com>
+
+       PR 20113
+       * elf32-s390.c (allocate_dynrelocs): Update comment.
+
+2019-01-09  Andrew Paprocki  <andrew@ishiboo.com>
+
+       * warning.m4: Adjust egrep pattern for non-GNU compilers.
+       * configure: Regenerate.
+
+2019-01-08  Alan Modra  <amodra@gmail.com>
+
+       PR 23699
+       PR 24065
+       * ihex.c (ihex_write_object_contents): Properly check 32-bit
+       address range.
+
+2019-01-05  Yoshinori Sato <ysato@users.sourceforge.jp>
+
+       * bfd/archures.c: Add bfd_mach_rx_v2 and bfd_mach_rx_v3.
+       * bfd/bfd-in2.h: Regenerate.
+       * bfd/cpu-rx.c (arch_info_struct): Add RXv2 and RXv3 entry.
+       * bfd/elf32-rx.c (elf32_rx_machine): Add RXv2 and RXv3 support.
+
+2019-01-04  Lifang Xia  <lifang_xia@c-sky.com>
+
+       * config.bfd (csky-*-elf* | csky-*-linux*): Modify the csky
+       default target, little endian target is more suitable.
+
+2019-01-04  Alan Modra  <amodra@gmail.com>
+
+       PR 24061
+       PR 21786
+       * coff-rs6000.c (GET_VALUE_IN_FIELD): Add base parameter and
+       adjust all callers.
+       (EQ_VALUE_IN_FIELD): Likewise.
+       * coff64-rs6000.c (GET_VALUE_IN_FIELD): Likewise.
+
 2019-01-01  Alan Modra  <amodra@gmail.com>
 
        Update year range in copyright notice of all files.
This page took 0.025213 seconds and 4 git commands to generate.