x86: re-arrange process_operands()
[deliverable/binutils-gdb.git] / gas / ChangeLog
index 3c363cc65b16a57bd01815e52a2fb76744af1bf7..185469fbfaa686996e79ac466f8e8629c448f7bc 100644 (file)
@@ -1,3 +1,456 @@
+2019-11-04  Jan Beulich  <jbeulich@suse.com>
+
+       * config/tc-i386.c (process_operands): Handle ShortForm insns
+       later, splitting out their segment register sub-form.
+
+2019-10-31  H.J. Lu  <hongjiu.lu@intel.com>
+
+       * testsuite/gas/i386/general.s: Add .code16gcc fldenv tests.
+       * testsuite/gas/i386/general.l: Updated.
+
+2019-10-31  Mihail Ionescu  <mihail.ionescu@arm.com>
+
+       * config/tc-arm.c (selected_ctx_ext_table) New static variable.
+       (arm_parse_arch): Set context sensitive extension table based on the
+       chosen base architecture.
+       (s_arm_arch_extension): Change to lookup extensions in the new context
+       sensitive tables.
+       * gas/testsuite/gas/arm/mve-ext.s: New.
+       * gas/testsuite/gas/arm/mve-ext.d: New.
+       * gas/testsuite/gas/arm/mvefp-ext.s: New.
+       * gas/testsuite/gas/arm/mvefp-ext.d: New.
+
+2019-10-30  Delia Burduv  <Delia.Burduv@arm.com>
+
+       * config/tc-aarch64.c (parse_address_main): Accept the omission of
+       the immediate argument for ldraa and ldrab as a shorthand for the
+       immediate being 0.
+       * testsuite/gas/aarch64/ldraa-ldrab-no-offset.d: New test.
+       * testsuite/gas/aarch64/ldraa-ldrab-no-offset.s: New test.
+       * testsuite/gas/aarch64/illegal-ldraa.s: Modified to accept the
+       writeback form with no offset.
+       * testsuite/gas/aarch64/illegal-ldraa.s: Removed missing offset
+       error.
+
+2019-10-30  Jan Beulich  <jbeulich@suse.com>
+
+       * testsuite/gas/i386/noreg16.d, testsuite/gas/i386/noreg16.s,
+       testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg32.s,
+       testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.s: New.
+       * testsuite/gas/i386/i386.exp: Run new tests.
+
+2019-10-30  Jan Beulich  <jbeulich@suse.com>
+
+       * config/tc-i386.c (optimize_encoding): Adjust opcodes compared
+       against. Adjust replacement opcode and clear .w.
+
+2019-10-29  Alan Modra  <amodra@gmail.com>
+
+       PR 25125
+       * dw2gencfi.c (output_cfi_insn): Don't allow DW_CFA_advance_loc4
+       to be placed in a different frag to the rs_cfa.
+
+2019-10-26  John David Anglin  <danglin@gcc.gnu.org>
+
+       PR gas/25121
+       * config/tc-hppa.c (tc_gen_reloc): Cast some enums to int.
+       (md_assemble): Likewise.
+
+2019-10-26  Alan Modra  <amodra@gmail.com>
+
+       PR 25125
+       * dw2gencfi.c (output_cfi_insn): Don't output DW_CFA_advance_loc+0.
+       * ehopt.c (eh_frame_estimate_size_before_relax): Return -1 for
+       an advance_loc of zero.
+       (eh_frame_relax_frag): Translate fr_subtype of 7 to size -1.
+       (eh_frame_convert_frag): Handle fr_subtype of 7.  Abort on
+       unexpected fr_subtype.
+
+2019-10-25  Alan Modra  <amodra@gmail.com>
+
+       PR gas/25125
+       PR gas/12049
+       * write.c (relax_frag): Correct calculation of delta for
+       positive branches where "stretch" would make the branch
+       negative.  Return zero immediately in that case.  Correct
+       TC_PCREL_ADJUST comment.
+
+2019-10-16  Alan Modra  <amodra@gmail.com>
+
+       * config/tc-xtensa.c (xg_order_trampoline_chain_entry): Don't
+       call S_GET_VALUE multiple times for a symbol.  Rearrange code
+       so it is obvious what is the primary sort key.
+       (xg_order_trampoline_chain): Similarly.
+
+2019-10-15  Alan Modra  <amodra@gmail.com>
+
+       * config/tc-nds32.c (nds32_set_section_relocs): Use relocs and n
+       parameters rather than equivalent sec->orelocation and
+       sec->reloc_count.  Don't sort for n <= 1.  Tidy.
+
+2019-10-09  Nick Clifton  <nickc@redhat.com>
+
+       PR 25041
+       * testsuite/gas/avr/pr25041.s: New test.
+       * testsuite/gas/avr/pr25041.d: New test driver.
+
+2019-10-07  Jozef Lawrynowicz  <jozef.l@mittosystems.com>
+
+       * config/tc-msp430.c (md_parse_option): Set lower_data_region_only
+       to FALSE if the data region is set to "upper", "either" or "none".
+       (msp430_object_attribute): New.
+       (md_pseudo_table): Handle .mspabi_attribute and .gnu_attribute.
+       (msp430_md_end): Replace hard-coded attribute values with enums.
+       Handle data region object attribute.
+       * doc/as.texi: Document MSP430 Data Region object attribute.
+       * doc/c-msp430.texi: Document the .mspabi_attribute directive.
+       * testsuite/gas/msp430/attr-430-small-bad.d: New test.
+       * testsuite/gas/msp430/attr-430-small-bad.l: New test.
+       * testsuite/gas/msp430/attr-430-small-good.d: New test.
+       * testsuite/gas/msp430/attr-430-small.s: New test.
+       * testsuite/gas/msp430/attr-430x-large-any-bad.d: New test.
+       * testsuite/gas/msp430/attr-430x-large-any-bad.l: New test.
+       * testsuite/gas/msp430/attr-430x-large-any-good.d: New test.
+       * testsuite/gas/msp430/attr-430x-large-any.s: New test.
+       * testsuite/gas/msp430/attr-430x-large-lower-bad.d: New test.
+       * testsuite/gas/msp430/attr-430x-large-lower-bad.l: New test.
+       * testsuite/gas/msp430/attr-430x-large-lower-good.d: New test.
+       * testsuite/gas/msp430/attr-430x-large-lower.s: New test.
+       * testsuite/gas/msp430/msp430.exp: Run new tests.
+
+2019-10-07  Jan Beulich  <jbeulich@suse.com>
+
+       * config/tc-i386.c (check_string): Make reported operand number
+       depend on Intel syntax.
+       * testsuite/gas/i386/intel-cmps.s,
+       testsuite/gas/i386/intel-cmps32.d,
+       testsuite/gas/i386/intel-cmps64.d: New.
+       * testsuite/gas/i386/i386.exp: Run new tests.
+       * testsuite/gas/i386/intel-movs.s: Extend.
+       * testsuite/gas/i386/intel-movs32.d,
+       testsuite/gas/i386/intel-movs64.d: Adjust expectations.
+       * testsuite/gas/i386/string-bad.l: Tighten expectations.
+
+2019-09-24  Tamar Christina  <tamar.christina@arm.com>
+
+       PR gas/24991
+       * config/tc-arm.c (out_of_range_p): New.
+       (md_apply_fix): Use it in BFD_RELOC_THUMB_PCREL_BRANCH9,
+       BFD_RELOC_THUMB_PCREL_BRANCH12, BFD_RELOC_THUMB_PCREL_BRANCH20,
+       BFD_RELOC_THUMB_PCREL_BRANCH23, BFD_RELOC_THUMB_PCREL_BRANCH25
+       * testsuite/gas/arm/pr24991.d: New test.
+       * testsuite/gas/arm/pr24991.l: New test.
+       * testsuite/gas/arm/pr24991.s: New test.
+
+2019-09-23  Alan Modra  <amodra@gmail.com>
+
+       * config/obj-ecoff.c: Include ecoff-bfd.h.
+       * config/obj-elf.c: Likewise.
+
+2019-09-23  Alan Modra  <amodra@gmail.com>
+
+       * config/tc-arm.c: Include cpu-arm.h.
+
+2019-09-21  Alan Modra  <amodra@gmail.com>
+
+       * config/tc-i386.c (md_parse_option): Fix warning on vexwig assignment.
+
+2019-09-20  Alan Modra  <amodra@gmail.com>
+
+       * config/tc-tic6x.c (tc_gen_reloc): Correct common symbol check.
+
+2018-09-20  Jan Beulich  <jbeulich@suse.com>
+
+       PR gas/25012
+       * config/tc-i386.c (process_operands): Adjust handling of
+       PUSH/POP of segment registers.
+       * testsuite/gas/i386/x86-64-opcode.s: Add PUSHq/POPq case with
+       %fs/%gs operands. Add PUSHF/POPF case without suffix.
+       * testsuite/gas/i386/x86-64-opcode.d: Adjust expectations.
+
+2019-09-19  Matthew Malcomson  <matthew.malcomson@arm.com>
+
+       * NEWS: Add SVE2 and TME entries.
+
+2019-09-18  Alan Modra  <amodra@gmail.com>
+
+       * as.c, * as.h, * dw2gencfi.c, * dwarf2dbg.c, * ecoff.c,
+       * read.c, * stabs.c, * subsegs.c, * subsegs.h, * write.c,
+       * config/obj-coff-seh.c, * config/obj-coff.c, * config/obj-ecoff.c,
+       * config/obj-elf.c, * config/obj-macho.c, * config/obj-som.c,
+       * config/tc-aarch64.c, * config/tc-alpha.c, * config/tc-arc.c,
+       * config/tc-arm.c, * config/tc-avr.c, * config/tc-bfin.c,
+       * config/tc-bpf.c, * config/tc-d10v.c, * config/tc-d30v.c,
+       * config/tc-epiphany.c, * config/tc-fr30.c, * config/tc-frv.c,
+       * config/tc-h8300.c, * config/tc-hppa.c, * config/tc-i386.c,
+       * config/tc-ia64.c, * config/tc-ip2k.c, * config/tc-iq2000.c,
+       * config/tc-lm32.c, * config/tc-m32c.c, * config/tc-m32r.c,
+       * config/tc-m68hc11.c, * config/tc-mep.c, * config/tc-microblaze.c,
+       * config/tc-mips.c, * config/tc-mmix.c, * config/tc-mn10200.c,
+       * config/tc-mn10300.c, * config/tc-msp430.c, * config/tc-mt.c,
+       * config/tc-nds32.c, * config/tc-or1k.c, * config/tc-ppc.c,
+       * config/tc-pru.c, * config/tc-rl78.c, * config/tc-rx.c,
+       * config/tc-s12z.c, * config/tc-s390.c, * config/tc-score.c,
+       * config/tc-score7.c, * config/tc-sh.c, * config/tc-sparc.c,
+       * config/tc-spu.c, * config/tc-tic4x.c, * config/tc-tic54x.c,
+       * config/tc-tic6x.c, * config/tc-tilegx.c, * config/tc-tilepro.c,
+       * config/tc-v850.c, * config/tc-visium.c, * config/tc-wasm32.c,
+       * config/tc-xc16x.c, * config/tc-xgate.c, * config/tc-xstormy16.c,
+       * config/tc-xtensa.c, * config/tc-z8k.c: Update throughout for
+       bfd section macro and function changes.
+       * write.c (compress_debug): Use bfd_rename_section.
+
+2019-09-18  Alan Modra  <amodra@gmail.com>
+
+       * symbols.c (S_IS_LOCAL): Update bfd_get_section to
+       bfd_asymbol_section.
+
+2019-09-18  Simon Marchi  <simon.marchi@polymtl.ca>
+
+       * Makefile.in: Re-generate.
+       * configure: Re-generate.
+       * doc/Makefile.in: Re-generate.
+
+2019-09-17  Maxim Blinov  <maxim.blinov@embecosm.com>
+
+       * config/tc-riscv.c (riscv_multi_subset_supports): Handle
+       insn_class enum rather than subset char string.
+       (riscv_ip): Update call to riscv_multi_subset_supports.
+
+2019-09-16  Phil Blundell  <pb@pbcl.net>
+
+       * Makefile.in, configure, doc/Makefile.in: Regenerated.
+
+2019-09-10  Nick Clifton  <nickc@redhat.com>
+
+       PR 24907
+       * testsuite/gas/arm/pr24907.s: New test.
+       * testsuite/gas/arm/pr24907.d: Expected disassembly.
+
+2019-09-09  Phil Blundell  <pb@pbcl.net>
+
+       binutils 2.33 branch created.
+
+2019-09-05  Alan Modra  <amodra@gmail.com>
+
+       * config/tc-ppc.c (ppc_elf_suffix): Display the relocation
+       operator on GOT reloc warnings/errors.
+
+2019-08-27  Srinath Parvathaneni  <srinath.parvathaneni@arm.com>
+
+       * config/tc-arm.c (parse_neon_mov): Add check to accept vector
+       register to both the arguments in VMOV instruction.
+       * testsuite/gas/arm/mve-vmov-1.d: Modify.
+       * testsuite/gas/arm/mve-vmov-1.s: Likewise.
+       * testsuite/gas/arm/mve-vorr.d: Likewise.
+
+2019-08-23  Nick Clifton  <nickc@redhat.com>
+
+       * po/sv.po: Updated Swedish translation.
+
+2019-08-22  Dennis Zhang  <dennis.zhang@arm.com>
+
+       * config/tc-arm.c: New entries for Cortex-M35P, Cortex-A77,
+       and Cortex-A76AE.
+       * doc/c-arm.texi: Document new processors.
+       * testsuite/gas/arm/cpu-cortex-a76ae.d: New test.
+       * testsuite/gas/arm/cpu-cortex-a77.d: New test.
+       * testsuite/gas/arm/cpu-cortex-m35p.d: New test.
+
+2019-08-22  Bosco GarcĂ­a  <jbgg.gnu@gmail.com>
+           Nick Clifton  <nickc@redhat.com>
+
+       * atof-generic.c (atof_generic): Do not ignore leading zeros if
+       they appear after a decimal point.
+       * testsuite/gas/all/float.s: Extend test to include a number with
+       a leading decimal point followed by several zeroes.
+       * testsuite/gas/i386/fp.s: Likewise.
+       * testsuite/gas/i386/fp.d: Update expected output.
+
+2019-08-22  Barnaby Wilks  <barnaby.wilks@arm.com>
+
+       * config/tc-aarch64.c: Add float16 directive and add "Hh" to
+       acceptable float characters.
+       * doc/c-aarch64.texi: Documentation for float16 directive.
+       * testsuite/gas/aarch64/float16-be.d: New test.
+       * testsuite/gas/aarch64/float16-le.d: New test.
+       * testsuite/gas/aarch64/float16.s: New test.
+       * NEWS: Add NEWS entry.
+
+2019-08-22  Kyrylo Tkachov <kyrylo.tkachov@arm.com>
+
+       * testsuite/gas/aarch64/sysreg-4.d: Update expected disassembly for
+       tfsre0_el1, tfsr_el1, tfsr_el2, tfsr_el3, tfsr_el12 system registers.
+
+2019-08-20  Dennis Zhang  <dennis.zhang@arm.com>
+
+       * NEWS: Mention the Arm and AArch64 new processors.
+       * config/tc-aarch64.c: New entries for Cortex-A34, Cortex-A65,
+       Cortex-A77, cortex-A65AE, and Cortex-A76AE.
+       * doc/c-aarch64.texi: Document new CPUs.
+       * testsuite/gas/aarch64/cpu-cortex-a34.d: New test.
+       * testsuite/gas/aarch64/cpu-cortex-a65.d: New test.
+       * testsuite/gas/aarch64/cpu-cortex-a65ae.d: New test.
+       * testsuite/gas/aarch64/cpu-cortex-a76ae.d: New test.
+       * testsuite/gas/aarch64/cpu-cortex-a77.d: New test.
+       * testsuite/gas/aarch64/nop-asm.s: New test.
+
+2019-08-19  Faraz Shahbazker  <fshahbazker@wavecomp.com>
+
+       * config/tc-mips.c (fix_bad_misaligned_address): New function.
+       (fix_validate_branch): Call fix_bad_misaligned address_to
+       calculate the target address.
+       (md_apply_fix): Likewise.
+       (md_convert_frag): Update misaligned address calculation to
+       disregard ISA mode bit.
+
+2019-08-19  Faraz Shahbazker  <fshahbazker@wavecomp.com>
+
+       * config/tc-mips.c (mips_move_labels): Retain ISA mode bit
+       when moving labels in text segments.
+       (mips_align): Indicate text mode when aligning labels in
+       text segments.
+       * gas/testsuite/gas/mips/insn-isa-mode.d: New test.
+       * gas/testsuite/gas/mips/insn-isa-mode.s: New test source.
+       * gas/testsuite/gas/mips/mips.exp: Run the new test.
+
+2019-08-19  Barnaby Wilks  <Barnaby.Wilks@arm.com>
+
+       * config/tc-arm.c (md_atof): Add precision check.  Formatting.
+
+2019-08-15  Nick Clifton  <nickc@redhat.com>
+
+       * po/sv.po: Updated Swedish translation.
+
+2019-08-12  Srinath Parvathaneni  <srinath.parvathaneni@arm.com>
+
+       * config/tc-arm.c (enum operand_parse_code): Add the entry OP_I48_I64.
+       (po_imm1_or_imm2_or_fail): Marco to check the immediate is either of
+        48 or 64.
+       (parse_operands): Add case OP_I48_I64.
+       (do_mve_scalar_shift1): Add function to encode the MVE shift
+        instructions with 4 arguments.
+       * testsuite/gas/arm/mve-shift-bad.l: Modify.
+       * testsuite/gas/arm/mve-shift-bad.s: Likewise.
+       * testsuite/gas/arm/mve-shift.d: Likewise.
+       * testsuite/gas/arm/mve-shift.s: Likewise.
+
+2019-08-12  Barnaby Wilks  <barnaby.wilks@arm.com>
+
+       * config/tc-arm.c (enum fp_16bit_format): Add enum to represent the 2 float16 encodings.
+       (md_atof): Set precision for float16 type.
+       (arm_is_largest_exponent_ok): Check for whether to encode with the IEEE or alternative
+       format.
+       (set_fp16_format): Parse a float16_format directive.
+       (arm_parse_fp16_opt): Parse the fp16-format command line option.
+       (aeabi_set_public_attributes): For ELF encode the FP16 format EABI attribute.
+       * config/tc-arm.h (TC_LARGEST_EXPONENT_IS_NORMAL): Macro that expands to
+       arm_is_largest_exponent_ok.
+       (arm_is_largest_exponent_ok): Add prototype for arm_is_largest_exponent_ok function.
+       * doc/c-arm.texi: Add documentation for .float16, .float16_format and -mfp16-format=
+       * testsuite/gas/arm/float16-bad.d: New test.
+       * testsuite/gas/arm/float16-bad.l: New test.
+       * testsuite/gas/arm/float16-bad.s: New test.
+       * testsuite/gas/arm/float16-be.d: New test.
+       * testsuite/gas/arm/float16-format-bad.d: New test.
+       * testsuite/gas/arm/float16-format-bad.l: New test.
+       * testsuite/gas/arm/float16-format-bad.s: New test.
+       * testsuite/gas/arm/float16-format-opt-bad.d: New test.
+       * testsuite/gas/arm/float16-format-opt-bad.l: New test.
+       * testsuite/gas/arm/float16-le.d: New test.
+       * testsuite/gas/arm/float16.s: New test.
+       * testsuite/gas/arm/float16-eabi-alternative-format.d: New test.
+       * testsuite/gas/arm/float16-eabi-ieee-format.d: New test.
+       * testsuite/gas/arm/float16-eabi-no-format.d: New test.
+       * testsuite/gas/arm/float16-eabi.s: New test.
+
+2019-08-12  Barnaby Wilks  <barnaby.wilks@arm.com>
+
+       * config/atof-ieee.c (H_PRECISION): Macro for precision of float16
+       type.
+       (atof_ieee): Set precision and exponent bits for encoding float16
+       types.
+       (gen_to_words): NaN and Infinity encoding for float16.
+       (ieee_md_atof): Set precision for encoding float16 type.
+
+2019-08-12  Alan Modra  <amodra@gmail.com>
+
+       PR 24851
+       * config/tc-epiphany.c (md_estimate_size_before_relax): Clear
+       extra opcode bytes when changing from a 2-byte to a 4-byte insn.
+
+2019-08-09  Jan Beulich  <jbeulich@suse.com>
+
+       * testsuite/gas/i386/ilp32/x86-64-simd-intel.d,
+       testsuite/gas/i386/ilp32/x86-64-simd-suffix.d,
+       testsuite/gas/i386/ilp32/x86-64-simd.d: Redirect to parent dir
+       output expectations.
+       * testsuite/gas/i386/x86-64-simd-intel.d,
+       testsuite/gas/i386/x86-64-simd-suffix.d,
+       testsuite/gas/i386/x86-64-simd.d: Don't hard-code hex addresses
+       and symbol-relative offsets.
+
+2019-08-08  Nick Clifton  <nickc@redhat.com>
+
+       PR 24887
+       * testsuite/gas/i386/property-1.d: Adjust for new output format
+       from readelf.
+       * testsuite/gas/i386/property-2.d: Likewise.
+       * testsuite/gas/i386/x86-64-property-1.d: Likewise.
+       * testsuite/gas/i386/x86-64-property-2.d: Likewise.
+
+2019-08-08  Yoshinori Sato  <ysato@users.sourceforge.jp>
+
+       * testsuite/gas/h8300/h8300.exp: Fix movfpe and movtpe tests.
+       * testsuite/gas/h8300/misc.s: Likewise.
+       * testsuite/gas/h8300/misch.s: Likewise.
+       * testsuite/gas/h8300/miscs.s: Likewise.
+
+2019-08-05  Barnaby Wilks  <barnaby.wilks@arm.com>
+
+       * config/tc-arm.c (do_mve_vqdmlah): Use N_S_32 macro.
+       (do_neon_qrdmlah): Use N_S_32 macro.
+       * testsuite/gas/arm/mve-vqdmlah-bad.d: New test.
+       * testsuite/gas/arm/mve-vqdmlah-bad.l: New test.
+       * testsuite/gas/arm/mve-vqdmlah-bad.s: New test.
+       * testsuite/gas/arm/mve-vqdmlah.d: Remove unsigned instruction tests.
+       * testsuite/gas/arm/mve-vqdmlah.s: Remove unsigned instruction tests.
+       * testsuite/gas/arm/mve-vqdmlash-bad.d: New test.
+       * testsuite/gas/arm/mve-vqdmlash-bad.l: New test.
+       * testsuite/gas/arm/mve-vqdmlash-bad.s: New test.
+       * testsuite/gas/arm/mve-vqdmlash.d: Remove unsigned instruction tests.
+       * testsuite/gas/arm/mve-vqdmlash.s: Remove unsigned instruction tests.
+
+2019-07-30  Mel Chen <mel.chen@sifive.com>
+
+       * testsuite/gas/riscv/alias-csr.s: Add testcase for CSR-access
+       alias instructions.
+       * testsuite/gas/riscv/no-aliases-csr.d: Run testcase alias-csr.s with
+       -Mno-aliases.
+
+       * testsuite/gas/riscv/alias-csr.d: Run testcase alias-csr.s.
+       * testsuite/gas/riscv/priv-reg.d: Update.
+
+2019-07-24  Nick Clifton  <nickc@redhat.com>
+
+       * po/sv.po: Updated Swedish translation.
+
+2019-07-24  Claudiu Zissulescu  <claziss@synopsys.com>
+
+       * testsuite/gas/arc/nps400-6.d: Update test.
+
+2019-07-24  Alan Modra  <amodra@gmail.com>
+
+       * config/obj-elf.c (obj_elf_section, obj_elf_type): Set has_gnu_osabi.
+       * testsuite/gas/elf/section12a.d: Update xfails.
+       * testsuite/gas/elf/section12b.d: Likewise.
+
+2019-07-24  Alan Modra  <amodra@gmail.com>
+
+       * testsuite/gas/elf/section12a.d: xfail visium and cloudabi.
+       * testsuite/gas/elf/section12b.d: Likewise.
+       * testsuite/gas/elf/section13.d: Likewise.
+
 2019-07-23  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>
 
        * testsuite/gas/aarch64/sysreg-4.s: Test gmid_el1 read.
This page took 0.027344 seconds and 4 git commands to generate.