Add support for V_4B so we can properly reject it.

[deliverable/binutils-gdb.git] / gas / ChangeLog

diff --git a/gas/ChangeLog b/gas/ChangeLog
index 99cd42582ebcb7a72d7245f2920f26cdd8e88392..608d39bd2696a7fe8209893279a8707699d39e30 100644 (file)
--- a/gas/ChangeLog
+++ b/gas/ChangeLog
@@ -1,3 +1,114 @@
+2017-12-19  Tamar Christina  <tamar.christina@arm.com>
+
+       PR 22529
+       * config/tc-aarch64.c (vectype_to_qualifier): Support AARCH64_OPND_QLF_V_4B.
+       * gas/testsuite/gas/aarch64/pr22529.s: New.
+       * gas/testsuite/gas/aarch64/pr22529.d: New.
+       * gas/testsuite/gas/aarch64/pr22529.l: New.
+
+2017-12-18  Nick Clifton  <nickc@redhat.com>
+
+       PR 22493
+       * config/tc-arm.c (encode_ldmstm): Do not use A2 encoding of the
+       PUSH insn when pushing the stack pointer.
+
+2017-12-18  Jan Beulich  <jbeulich@suse.com>
+
+       * config/tc-i386.c (regymm, regzmm): Delete.
+       (operand_type_register_match). Extend comment. Also handle some
+       memory operands here. Extend to cover .regsimd.
+       (build_vex_prefix): Derive vector_length from actual operand
+       size.
+       (process_operands, build_modrm_byte): Use .regsimd.
+
+2017-12-18  Jan Beulich  <jbeulich@suse.com>
+
+       * config/tc-i386.c (match_simd_size): New.
+       (match_mem_size): Use it.
+       (operand_size_match): Likewise. Split .reg and .acc checks.
+       (pi, check_VecOperands, match_template, check_byte_reg,
+       check_long_reg, check_qword_reg, build_modrm_byte,
+       parse_real_register): Replace .regxmm, .regymm, and .regzmm
+       checks.
+       (md_assemble): Qualify .acc check with .xmmword one.
+       (bad_implicit_operand): Delete.
+       (process_operands): Replace .firstxmm0 checks with .acc plus
+       .xmmword ones. Drop now pointless assertions. Convert .acc to
+       .regsimd.
+       * config/tc-i386-intel.c (i386_intel_simplify_register): Replace
+       .regxmm, .regymm, and .regzmm checks.
+       * testsuite/gas/i386/x86-64-specific-reg.l: Adjust expectations.
+
+2017-12-18  Jan Beulich  <jbeulich@suse.com>
+
+       * config/tc-i386.c (operand_type_check): Extend comment.
+       (match_reg_size): Also check .tbyte.
+       (match_mem_size): No longer check .tbyte here.
+       (md_assemble): Drop .floatacc check.
+       (check_byte_reg): Drop .floatreg and .floatacc checks.
+       (process_operands, parse_real_register): Replace .floatreg
+       check.
+
+2017-12-18  Jan Beulich  <jbeulich@suse.com>
+
+       * config/tc-i386.c (operand_type_check, pi): Switch .reg<N> to
+       just .reg.
+       (operand_size_match): Qualify .anysize check with .reg one.
+       Extend .acc check to also cover .reg.
+       (operand_type_register_match): Drop m0 and m1 parameters. Switch
+       .reg<N> to .byte/.word/.dword/.qword. Drop .acc special
+       handling. 
+       (md_assemble): Expand .reg8 checks to .reg plus .bytes ones.
+       (optimize_imm, process_suffix, check_byte_reg, check_long_reg,
+       check_qword_reg, check_word_reg): Expand .reg<N> checks to .reg
+       plus size ones.
+       (match_template): Drop arguments from calls to
+       operand_type_register_match().
+       (build_modrm_byte, i386_addressing_mode, i386_index_check,
+       parse_real_register): Replace .reg<N> checks.
+       * config/tc-i386-intel.c (i386_intel_simplify,
+       i386_intel_operand): Switch .reg16 to .word.
+
+2017-12-17  H.J. Lu  <hongjiu.lu@intel.com>
+
+       PR gas/22623
+       * gas/config/tc-i386.c (output_insn): Check pseudo prefix
+       without instruction.
+       * testsuite/gas/i386/i386.exp: Run inval-pseudo.
+       * testsuite/gas/i386/inval-pseudo.l: New file.
+       * testsuite/gas/i386/inval-pseudo.s: Likewise.
+
+2017-12-15  Jan Beulich  <jbeulich@suse.com>
+
+       * config/tc-i386.c (match_template): Add missing ! to
+       reg{x,y,z}mm checks in q- and l-suffix handling.
+
+2017-12-15  Jan Beulich  <jbeulich@suse.com>
+
+       * config/tc-i386.c (build_modrm_byte): Add missing ! to reg64
+       check leading to abort().
+
+2017-12-14  Nick Clifton  <nickc@redhat.com>
+
+       * config/tc-m32c.c: Update address of FSF in copyright notice.
+       * config/tc-m32c.h: Likewise.
+       * config/tc-mt.c: Likewise.
+       * config/tc-mt.h: Likewise.
+       * config/tc-visium.c: Likewise.
+       * config/tc-visium.h: Likewise.
+       * testsuite/gas/rx/explode: Likewise.
+
+2017-12-13  Jim Wilson  <jimw@sifive.com>
+
+       PR 22599
+       * testsuite/gas/riscv/fsxxi.d, testsuite/gas/riscv/fsxxi.s: New.
+
+2017-12-13  Dimitar Dimitrov  <dimitar@dinux.eu>
+
+       * testsuite/gas/pru/extern.s: New test for print of U16_PMEMM
+       relocation.
+       * testsuite/gas/pru/extern.d: New test driver.
+
 2017-12-12  Alan Modra  <amodra@gmail.com>
 
        PR 21118