+2005-09-08 Chao-ying Fu <fu@mips.com>
+
+ * doc/as.texinfo: Document -mdsp and -mno-dsp options.
+ * doc/c-mips.texi: Likewise, and document ".set dsp" and ".set nodsp"
+ directives.
+
+2005-09-08 Paul Brook <paul@codesourcery.com>
+
+ * config/tc-arm.c (do_smi, do_t_smi): Rename ...
+ (do_smc, do_t_smc): ... to this.
+ (insns): Remane smi to smc.
+ (md_apply_fix, tc_gen_reloc): Rename BFD_RELOC_ARM_SMI to
+ BFD_RELOC_ARM_SMC.
+
+2005-09-07 Richard Henderson <rth@redhat.com>
+
+ * dwarf2dbg.c (dwarf2_where): Set line->isa.
+ (dwarf2_set_isa): New.
+ (dwarf2_directive_loc): Rearrange to allow all options on one line.
+ * dwarf2dbg.h (dwarf2_set_isa): Declare.
+ * doc/as.texinfo: Update .loc documentation.
+
+2005-09-07 Richard Henderson <rth@redhat.com>
+
+ * dwarf2dbg.c: Include safe-ctype.h.
+ (DWARF2_LINE_OPCODE_BASE): Bump to 13.
+ (current): Initialize.
+ (dwarf2_emit_insn): Clear DWARF2_FLAG_BASIC_BLOCK,
+ DWARF2_FLAG_PROLOGUE_END, DWARF2_FLAG_EPILOGUE_BEGIN.
+ (dwarf2_directive_file): Cope with invalid filename.
+ (dwarf2_directive_loc): Add handling for basic_block, prologue_end,
+ epilogue_begin, is_stmt, isa.
+ (emit_inc_line_addr): Move line_delta == 0, addr_delta == 0 special
+ case down lower.
+ (process_entries): Handle isa, DWARF2_FLAG_PROLOGUE_END,
+ and DWARF2_FLAG_EPILOGUE_BEGIN.
+ (out_debug_line): Emit sizes for DW_LNS_set_prologue_end,
+ DW_LNS_set_epilogue_begin, DW_LNS_set_isa.
+ * dwarf2dbg.h (DWARF2_FLAG_IS_STMT): Rename from DWARF2_FLAG_BEGIN_STMT.
+ (DWARF2_FLAG_BASIC_BLOCK): Rename from DWARF2_FLAG_BEGIN_BLOCK.
+ (DWARF2_FLAG_PROLOGUE_END, DWARF2_FLAG_EPILOGUE_BEGIN): New.
+ (struct dwarf2_line_info): Add isa member.
+ * doc/as.texinfo (LNS directives): New node.
+
+2005-09-07 David Ung <davidu@mips.com>
+
+ * config/tc-mips.c (append_insn): Undo last change. Instead add
+ guard to suppress calling frag_grow if the current instruction is
+ one that allows a delay slot.
+
+2005-09-06 Chao-ying Fu <fu@mips.com>
+
+ * config/tc-mips.c (mips_set_options): Add ase_mt for MT instructions.
+ (mips_opts): Add -1 to initialize ase_mt.
+ (file_ase_mt): New variable for -mmt.
+ (CPU_HAS_MT): New define.
+ (validate_mips_insn): Add supports for +t, +T, !, $, *, &, g operand
+ formats.
+ (mips_ip): Check ase_mt to enable MT instructions.
+ Handle !, $, *, &, +T, +t, g operand formats.
+ For "mftc1", "mfthc1", "cftc1", "mttc1", "mtthc1", "cttc1", we allow
+ odd float registers.
+ (OPTION_MT, OPTION_NO_MT): New define.
+ (OPTION_COMPAT_ARCH_BASE): Change because of inserting MT define.
+ (md_parse_option): Parse OPTION_MT and OPTION_NO_MT.
+ (mips_after_parse_args): Set ase_mt based on CPU.
+ (s_mipsset): Handle ".set mt" and ".set nomt".
+ (mips_elf_final_processing): Remind of adding new flag for MT ASE.
+ (md_show_usage): Show usage of -mmt and -mno-mt.
+ * doc/as.texinfo: Document -mmt and -mno-mt options.
+ * doc/c-mips.texi: Likewise, and document ".set mt" and ".set nomt"
+ directives.
+
+2005-09-06 Paul Brook <paul@codesourcery.com>
+
+ * config/tc-arm.c (arm_it): Add relax field.
+ (T16_32_TAB): Add addi, addis, add_pc, add_sp, dec_sp, inc_sp,
+ b, bcond, ldr_pc, ldr_pc2, ldr_sp, str_sp, subi, subis.
+ (do_t_add_sub, do_t_addr, do_t_branch, do_t_ldst,
+ do_t_mov_cmp): Allow relaxation.
+ (output_relax_insn): New function.
+ (put_thumb32_insn): New function.
+ (output_inst): Use new functions.
+ (md_assemble): Don't throw error on relaxable instructions.
+ (insns): Change "b" entry from TCE(...) to tCE(...).
+ (md_estimate_size_before_relax): Return 2.
+ (md_convert_frag, relax_immediate, relax_adr, relax_addsub,
+ relax_branch, arm_relax_frag): New functions.
+ (arm_force_relocation): Return 0 for Thumb-2 immediate operand
+ relocations.
+ * config/tc-arm.h (md_convert_frag): Remove definition.
+ (md_relax_frag): Define.
+ (arm_relax_frag): Add prototype.
+
+2005-09-02 Paul Brook <paul@codesourcery.com>
+
+ * config/tc-arm.c (do_rn_rd): Enforce SWP operand constraints.
+
+2005-09-02 Paul Brook <paul@codesourcery.com>
+
+ * config/tc-arm.c (encode_arm_cp_address): Use
+ BFD_RELOC_ARM_T32_CP_OFF_IMM in thumb mode.
+ (do_iwmmxt_wldstbh): Use BFD_RELOC_ARM_T32_CP_OFF_IMM_S2 in thumb
+ mode.
+ (md_assemble): Only allow coprocessor instructions when Thumb-2 is
+ available.
+ (cCE, cC3): Define.
+ (insns): Use them for coprocessor instructions.
+ (md_pcrel_from_section): Handle BFD_RELOC_ARM_T32_CP_OFF_IMM.
+ (get_thumb32_insn): New function.
+ (put_thumb32_insn): New function.
+ (md_apply_fix): Handle BFD_RELOC_ARM_T32_CP_OFF_IMM and
+ BFD_RELOC_ARM_T32_CP_OFF_IMM_S2.
+
+2005-09-02 Paul Brook <paul@codesourcery.com>
+
+ * config/tc-arm.c (opcode_lookup): Look for infix opcode when
+ incorrect suffix matches.
+
+2005-09-01 David Ung <davidu@mips.com>
+
+ * config/tc-mips.c (append_insn): Correctly handle mips16 case
+ when the frags are different for the 2 instructions we want to
+ swap. If the lengths of the 2 instructions are not the same, we
+ won't do the swap but emit an nop.
+
+2005-09-01 Dmitry Diky <diwil@spec.ru>
+
+ * config/tc-msp430.c (msp430_operands): Emit dwarf2_emit_insn()
+ as appropriate. Change frag_variant() to frag_var() for relaxes.
+
+2005-08-29 Nick Clifton <nickc@redhat.com>
+
+ * write.c (generic_force_reloc): Do not call S_FORCE_RELOC if
+ there is no symbol.
+
+2005-08-26 Jan Beulich <jbeulich@novell.com>
+
+ * config/tc-i386.c (intel_e09): Set JumpAbsolute when seeing a PTR-
+ qualified operand of a branch.
+ (intel_bracket_expr): Set JumpAbsolute here...
+ (intel_e11): ... rather than here.
+
+2005-08-26 Christian Groessler <chris@groessler.org>
+
+ * configure.tgt: Set bfd_gas also for z8k cpu.
+ * config/tc-z8k.c (s_segm): Use bfd_set_arch_mach to set machine
+ type.
+ (newfix): Adapt to bfd reloc types.
+ (build_bytes): Adapt to bfd reloc types. Ensure that enough space
+ is available in the current frag.
+ (md_convert_frag): Adapt function parameters.
+ (tc_gen_reloc): New function.
+ (md_section_align): Use bfd_get_section_alignment.
+ (md_apply_fix): Adapt to bfd reloc types. Fix handling of
+ BFD_RELOC_Z8K_IMM4L, BFD_RELOC_8, BFD_RELOC_16, and BFD_RELOC_32
+ relocations.
+ * config/tc-z8k.h (TARGET_ARCH): Define.
+ (tc_fix_adjustable): Define.
+
+2005-08-25 Chao-ying Fu <fu@mips.com>
+
+ * config/tc-mips.c (mips_set_options): Add ase_dsp for DSP instructions.
+ (mips_opts): Add -1 to initialize ase_dsp.
+ (file_ase_dsp): New variable for -mdsp.
+ (CPU_HAS_DSP): New define.
+ (validate_mips_insn): Add supports for 3, 4, 5, 6, 7, 8, 9, 0, ', :, @
+ operand formats.
+ (mips_ip): Add min_range and max_range for checking singed numbers.
+ Check ase_dsp to enable DSP instructions.
+ Handle 3, 4, 5, 6, 7, 8, 9, 0, ', :, @ operand formats.
+ (OPTION_DSP, OPTION_NO_DSP): New define.
+ (OPTION_COMPAT_ARCH_BASE): Change because of inserting DSP define.
+ (md_parse_option): Parse OPTION_DSP and OPTION_NO_DSP.
+ (mips_after_parse_args): Set ase_dsp based on CPU.
+ (s_mipsset): Handle ".set dsp" and ".set nodsp".
+ (mips_elf_final_processing): Remind of adding new flag for DSP ASE.
+ (md_show_usage): Show usage of -mdsp and -mno-dsp.
+
+2005-08-23 David Ung <davidu@mips.com>
+
+ * config/tc-mips.c (mips_cpu_info_table): Add 5kf to the table of
+ cpu names.
+
+2005-08-23 Alan Modra <amodra@bigpond.net.au>
+
+ PR 1036
+ * config/tc-ppc.c (ppc_symbol_chars): Add '%' and '['.
+
+2005-08-23 Phil Edwards <phil@codesourcery.com>
+
+ * configure.tgt (*-*-vxworks): Match vxworks* instead.
+
+2005-08-22 Jan Beulich <jbeulich@novell.com>
+
+ * config/tc-i386.c (object_64bit): New.
+ (i386_target_format): Initialize it.
+ (output_disp): Use object_64bit for relocation type determination.
+ (output_imm): Likewise.
+ (i386_validate_fix): Likewise.
+ (tc_gen_reloc): Likewise.
+ (lex_got): Likewise. Remove static mode_name. Change array size
+ of gotrel's rel field, and adjust its initializer. Adjust diagnostic.
+ (x86_cons): Use object_64bit for deciding whether quad fields can
+ have relocations.
+
+2005-08-18 Christian Groessler <chris@groessler.org>
+
+ * config/tc-h8300.h: Remove TC_RELOC_MANGLE/tc_reloc_mangle.
+ * config/tc-mcore.h: Likewise.
+ * config/tc-z8k.h: Likewise.
+ * config/tc-z8k.c: Likewise.
+ * config/tc-sh.h: Remove TC_RELOC_MANGLE and
+ sh_coff_reloc_mangle declaration.
+ * config/tc-sh.c: (md_apply_fix): Fix comment for case
+ BFD_RELOC_SH_USES.
+
+2005-08-18 Kaz Kojima <kkojima@rr.iij4u.or.jp>
+
+ * config/tc-sh64.c (sh64_target_format): Check preset_target_arch
+ to confirm that no ISA is specified.
+
+2005-08-18 Nick Clifton <nickc@redhat.com>
+
+ * write.c (relax_segment): Count the number of frags being
+ processed and use this to compute a maximum limit on the number of
+ iterations that will be allowed when attempting to relax the
+ segment.
+
+2005-08-17 Danny Smith <dannysmith@users.sourceforge.net>
+
+ * config/obj-coff.c (obj_coff_weak): Set auxiliary record
+ of NT weak externals to IMAGE_WEAK_EXTERN_SEARCH_NOLIBRARY.
+
+2005-08-16 Alan Modra <amodra@bigpond.net.au>
+
+ * config/tc-ppc.c (ppc_set_cpu): Don't select 64-bit based on
+ default cpu.
+
+2005-08-15 Paul Brook <paul@codesourcery.com>
+
+ * config/tc-arm.c (do_t_mov_cmp): Fix encoding of i16-bit conditional
+ instructions.
+ (do_t_mvn_tst, do_t_neg, do_t_shift): Ditto.
+
+2005-08-15 Daniel Jacobowitz <dan@codesourcery.com>
+
+ * config/tc-ppc.c (parse_cpu): Add -me300 support.
+ (md_show_usage): Likewise.
+ * doc/c-ppc.texi (PowerPC-Opts): Document it.
+
+2005-08-12 Martin Schwidefsky <schwidefsky@de.ibm.com>
+
+ * config/tc-s390.c (md_parse_option): Add cpu type z9-109.
+ (md_gather_operands): Add support for optional operands.
+
+2005-08-12 Dmitry Diky <diwil@spec.ru>
+ * config/tc-msp430.c (msp430_enable_relax): New flag.
+ (msp430_enable_polys): Likewise.
+ (OPTION_RELAX): New option.
+ (OPTION_POLYMORPHS): Likewise.
+ (md_longopts): New long options.
+ (md_show_usage): Updated.
+ (md_parse_option): Add new options handler.
+ (msp430_operands): Add check if polymorph insns are enabled.
+ (msp430_force_relocation_local): New function.
+ (md_apply_fix): Now delete relocs according to new flags combination.
+ (msp430_relax_frag): Convert long branches to short branches only if
+ flag msp430_enable_relax is set.
+ * config/tc-msp430.h (TC_FORCE_RELOCATION_LOCAL): Defined.
+ (msp430_force_relocation_local): Likewise.
+ * doc/c-msp430.texi: Describe new options.
+
+2005-08-11 Ian Lance Taylor <ian@airs.com>
+
+ * Makefile.am ($(srcdir)/make-gas.com): Remove target.
+ (stamp-mk.com): Likewise.
+ (EXTRA_DIST): Remove make-gas.com from list.
+ (MOSTLYCLEANFILES): Remove stamp-mk.com from list.
+ * Makefile.in: Regenerate.
+
+2005-08-11 Hans-Peter Nilsson <hp@axis.com>
+
+ * subsegs.c (subseg_change): Move declaration of seginfo to before
+ first statement.
+
+2005-08-11 Alan Modra <amodra@bigpond.net.au>
+
+ * README-vms: Delete.
+ * config-gas.com: Delete.
+ * makefile.vms: Delete.
+ * vmsconf.sh: Delete.
+ * config/atof-tahoe.c: Delete.
+ * config/m88k-opcode.h: Delete.
+ * config/obj-bout.c: Delete.
+ * config/obj-bout.h: Delete.
+ * config/obj-hp300.c: Delete.
+ * config/obj-hp300.h: Delete.
+ * config/tc-a29k.c: Delete.
+ * config/tc-a29k.h: Delete.
+ * config/tc-h8500.c: Delete.
+ * config/tc-h8500.h: Delete.
+ * config/tc-m88k.c: Delete.
+ * config/tc-m88k.h: Delete.
+ * config/tc-tahoe.c: Delete.
+ * config/tc-tahoe.h: Delete.
+ * config/tc-tic80.c: Delete.
+ * config/tc-tic80.h: Delete.
+ * config/tc-w65.c: Delete.
+ * config/tc-w65.h: Delete.
+ * config/te-aux.h: Delete.
+ * config/te-delt88.h: Delete.
+ * config/te-delta.h: Delete.
+ * config/te-dpx2.h: Delete.
+ * config/te-hp300.h: Delete.
+ * config/te-ic960.h: Delete.
+ * config/vms-a-conf.h: Delete.
+ * doc/c-a29k.texi: Delete.
+ * doc/c-h8500.texi: Delete.
+ * doc/c-m88k.texi: Delete.
+ * README: Remove obsolete examples, and list of supported targets.
+ * Makefile.am: Remove a29k, h8500, m88k, tahoe, tic80, w65,
+ bout and hp300 support.
+ (DEP_FLAGS): Don't define BFD_ASSEMBLER.
+ * configure.in: Remove --enable-bfd-assembler, need_bfd,
+ primary_bfd_gas.
+ * configure.tgt: Remove a29k, h8300-coff, h8500-*, i960 non-elf,
+ m68k non bfd, m88k, or32-coff, tic80-*, vax non-bfd, w65k-*, *-nindy.
+ * as.c: Remove all non-BFD_ASSEMBLER code, support for above targets.
+ * as.h: Likewise.
+ * dw2gencfi.c: Likewise.
+ * dwarf2dbg.c: Likewise.
+ * ehopt.c: Likewise.
+ * input-file.c: Likewise.
+ * listing.c: Likewise.
+ * literal.c: Likewise.
+ * messages.c: Likewise.
+ * obj.h: Likewise.
+ * output-file.c: Likewise.
+ * read.c: Likewise.
+ * stabs.c: Likewise.
+ * struc-symbol.h: Likewise.
+ * subsegs.c: Likewise.
+ * subsegs.h: Likewise.
+ * symbols.c: Likewise.
+ * symbols.h: Likewise.
+ * tc.h: Likewise.
+ * write.c: Likewise.
+ * write.h: Likewise.
+ * config/aout_gnu.h: Likewise.
+ * config/obj-aout.c: Likewise.
+ * config/obj-aout.h: Likewise.
+ * config/obj-coff.c: Likewise.
+ * config/obj-coff.h: Likewise.
+ * config/obj-evax.h: Likewise.
+ * config/obj-ieee.h: Likewise.
+ * config/tc-arm.c: Likewise.
+ * config/tc-arm.h: Likewise.
+ * config/tc-avr.c: Likewise.
+ * config/tc-avr.h: Likewise.
+ * config/tc-crx.h: Likewise.
+ * config/tc-d10v.h: Likewise.
+ * config/tc-d30v.h: Likewise.
+ * config/tc-dlx.h: Likewise.
+ * config/tc-fr30.h: Likewise.
+ * config/tc-frv.h: Likewise.
+ * config/tc-h8300.c: Likewise.
+ * config/tc-h8300.h: Likewise.
+ * config/tc-hppa.h: Likewise.
+ * config/tc-i370.h: Likewise.
+ * config/tc-i386.c: Likewise.
+ * config/tc-i386.h: Likewise.
+ * config/tc-i860.h: Likewise.
+ * config/tc-i960.c: Likewise.
+ * config/tc-i960.h: Likewise.
+ * config/tc-ip2k.h: Likewise.
+ * config/tc-iq2000.h: Likewise.
+ * config/tc-m32c.h: Likewise.
+ * config/tc-m32r.h: Likewise.
+ * config/tc-m68hc11.h: Likewise.
+ * config/tc-m68k.c: Likewise.
+ * config/tc-m68k.h: Likewise.
+ * config/tc-maxq.c: Likewise.
+ * config/tc-maxq.h: Likewise.
+ * config/tc-mcore.c: Likewise.
+ * config/tc-mcore.h: Likewise.
+ * config/tc-mn10200.h: Likewise.
+ * config/tc-mn10300.c: Likewise.
+ * config/tc-mn10300.h: Likewise.
+ * config/tc-ms1.h: Likewise.
+ * config/tc-msp430.c: Likewise.
+ * config/tc-msp430.h: Likewise.
+ * config/tc-ns32k.c: Likewise.
+ * config/tc-ns32k.h: Likewise.
+ * config/tc-openrisc.h: Likewise.
+ * config/tc-or32.c: Likewise.
+ * config/tc-or32.h: Likewise.
+ * config/tc-ppc.c: Likewise.
+ * config/tc-ppc.h: Likewise.
+ * config/tc-s390.h: Likewise.
+ * config/tc-sh.c: Likewise.
+ * config/tc-sh.h: Likewise.
+ * config/tc-sparc.c: Likewise.
+ * config/tc-tic30.c: Likewise.
+ * config/tc-tic30.h: Likewise.
+ * config/tc-tic4x.c: Likewise.
+ * config/tc-tic4x.h: Likewise.
+ * config/tc-tic54x.c: Likewise.
+ * config/tc-tic54x.h: Likewise.
+ * config/tc-v850.h: Likewise.
+ * config/tc-vax.c: Likewise.
+ * config/tc-vax.h: Likewise.
+ * config/tc-xstormy16.h: Likewise.
+ * config/tc-xtensa.h: Likewise.
+ * config/tc-z8k.c: Likewise.
+ * config/tc-z8k.h: Likewise.
+ * config/vms-a-conf.h
+ * doc/Makefile.am: Likewise.
+ * doc/all.texi: Likewise.
+ * doc/as.texinfo: Likewise.
+ * doc/internals.texi: Likewise.
+ * doc/Makefile.in: Regenerate.
+ * Makefile.in: Regenerate.
+ * configure: Regenerate.
+ * config.in: Regenerate.
+ * po/POTFILES.in: Regenerate.
+
+2005-08-09 Nick Clifton <nickc@redhat.com>
+
+ PR 1070
+ * macro.c (getstring): Do not treat round parentheses exactly the
+ same as angle brackets - the parentheses need to be preserved and
+ passed on to the macro processing code.
+
+2005-08-08 Nick Clifton <nickc@redhat.com>
+
+ * config/tc-msp430.c (MSP430_ISA_21): Define.
+ (mcu_types): Add entries for msp430x21xx variants.
+
+2005-08-08 Nick Clifton <nickc@redhat.com>
+
+ PR 1070
+ * macro.c (getstring): Treat round parentheses in the same way as
+ angle brackets.
+ (get_any_string): Likewise.
+
2005-08-07 H.J. Lu <hongjiu.lu@intel.com>
PR gas/1118