Fix PR gas/26001 (pdp11-*-*)

[deliverable/binutils-gdb.git] / gas / ChangeLog

diff --git a/gas/ChangeLog b/gas/ChangeLog
index e3da87381eae5dfea641d783ab69b02d5715f9a6..c0b3dc88036a31c6105b9529254dd7f121380d04 100644 (file)
--- a/gas/ChangeLog
+++ b/gas/ChangeLog
@@ -1,3 +1,93 @@
+2020-05-27  Stephen Casner  <casner@acm.org>
+
+       PR gas/26001
+       * config/tc-pdp11.c (parse_reg): Distinguish register names from
+       symbols that begin with a register name.
+       * testsuite/gas/pdp11/pdp11.exp: Add test of such symbols.
+       * testsuite/gas/pdp11/pr26001.s: Likewise.
+       * testsuite/gas/pdp11/pr26001.d: Likewise.
+
+2020-05-27  Simon Cook  <simon.cook@embecosm.com>
+
+        * config/tc-riscv.c (riscv_init_csr_hash): NULL initilize next
+        pointer when creating struct riscv_csr_extra.
+
+2020-05-26  H.J. Lu  <hongjiu.lu@intel.com>
+
+       * testsuite/gas/i386/align-branch-9.d: Updated for PECOFF.
+       * testsuite/gas/i386/inval-avx512f.s: Add .p2align for PECOFF.
+       * testsuite/gas/i386/inval-avx512f.l: Updated.
+
+2020-05-26  Stefan Schulze Frielinghaus  <stefansf@linux.ibm.com>
+
+       * testsuite/gas/s390/zarch-z13.d: Add regexp checks for vector
+       load/store instruction variants with alignment hints.
+       * testsuite/gas/s390/zarch-z13.s: Emit new vector load/store
+       instruction variants with alignment hints.
+
+2020-05-26  H.J. Lu  <hongjiu.lu@intel.com>
+
+       PR gas/26044
+       * config/tc-xgate.c (md_apply_fix): Check BFD_RELOC_XGATE_PCREL_X
+       instead of R_XGATE_PCREL_X.
+       (xgate_parse_operand): Replace R_XGATE_PCREL_X with
+       BFD_RELOC_XGATE_PCREL_X.
+
+2020-05-26  H.J. Lu  <hongjiu.lu@intel.com>
+
+       PR gas/26044
+       * config/tc-visium.c (md_convert_frag): Replace fragP->fr_literal
+       with &fragP->fr_literal[0].
+
+2020-05-26  H.J. Lu  <hongjiu.lu@intel.com>
+
+       PR gas/26044
+       * config/tc-vax.c (md_estimate_size_before_relax): Replace
+       fragP->fr_literal with &fragP->fr_literal[0].
+       (md_convert_frag): Likewise.
+
+2020-05-26  H.J. Lu  <hongjiu.lu@intel.com>
+
+       PR gas/26044
+       * config/tc-v850.c (md_convert_frag): Replace fragP->fr_literal
+       with &fragP->fr_literal[0].
+
+2020-05-26  H.J. Lu  <hongjiu.lu@intel.com>
+
+       PR gas/26044
+       * config/tc-crx.c (getreg_image): Change argument type to int.
+       (md_convert_frag): Replace fragP->fr_literal with
+       &fragP->fr_literal[0].
+
+2020-05-26  H.J. Lu  <hongjiu.lu@intel.com>
+
+       PR gas/26044
+       * onfig/tc-score.c (s3_do_macro_bcmp): Replace overlapping
+       sprintf with memmove.
+
+2020-05-25  H.J. Lu  <hongjiu.lu@intel.com>
+
+       * config/tc-mcore.c (md_convert_frag): Replace fragP->fr_literal
+       with &fragP->fr_literal[0].
+
+2020-05-25  H.J. Lu  <hongjiu.lu@intel.com>
+
+       PR gas/26041
+       * config/tc-cr16.c (md_assemble): Use memmove to concatenate
+       2 overlapping strings.
+
+2020-05-25  H.J. Lu  <hongjiu.lu@intel.com>
+
+       * config/tc-cr16.c (md_convert_frag): Replace fragP->fr_literal
+       with &fragP->fr_literal[0].
+
+2020-05-25  H.J. Lu  <hongjiu.lu@intel.com>
+
+       * config/tc-csky.c (md_convert_frag): Replace fragp->fr_literal
+       with &fragp->fr_literal[0].
+       * config/tc-microblaze.c (md_apply_fix): Likewise.
+       * config/tc-sh.c (md_convert_frag): Likewise.
+
 2020-05-24  Jim Wilson  <jimw@sifive.com>
 
        PR 26025