[gdb] Print user/includes fields for maint commands
[deliverable/binutils-gdb.git] / gas / ChangeLog
index b4b1a3411170262534ee0eee303f97ead6d4782a..dcac44c638ea4f361ac687f132305b6cf55e2fe1 100644 (file)
@@ -1,3 +1,113 @@
+2020-03-22  Alan Modra  <amodra@gmail.com>
+
+       * testsuite/gas/s12z/truncated.d: Update expected output.
+
+2020-03-17  Sergey Belyashov  <sergey.belyashov@gmail.com>
+
+       PR 25690
+       * config/tc-z80.c (md_pseudo_table): Add xdef anf xref pseudo ops.
+       * doc/c-z80.texi: Update documentation.
+
+2020-03-17  Sergey Belyashov  <sergey.belyashov@gmail.com>
+
+       PR 25641
+       PR 25668
+       PR 25633
+       Fix disassembling ED+A4/AC/B4/BC opcodes.
+       Fix assembling lines containing colonless label and instruction
+       with first operand inside parentheses.
+       Fix registration of unsupported by target CPU registers.
+       * config/tc-z80.c: See above.
+       * config/tc-z80.h: See above.
+       * testsuite/gas/z80/colonless.d: Update test.
+       * testsuite/gas/z80/colonless.s: Likewise.
+       * testsuite/gas/z80/ez80_adl_all.d: Likewise.
+       * testsuite/gas/z80/ez80_unsup_regs.d: Likewise.
+       * testsuite/gas/z80/ez80_z80_all.d: Likewise.
+       * testsuite/gas/z80/gbz80_unsup_regs.d: Likewise.
+       * testsuite/gas/z80/r800_unsup_regs.d: Likewise.
+       * testsuite/gas/z80/unsup_regs.s: Likewise.
+       * testsuite/gas/z80/z180_unsup_regs.d: Likewise.
+       * testsuite/gas/z80/z80.exp: Likewise.
+       * testsuite/gas/z80/z80_strict_unsup_regs.d: Likewise.
+       * testsuite/gas/z80/z80_unsup_regs.d: Likewise.
+       * testsuite/gas/z80/z80n_unsup_regs.d: Likewise.
+
+2020-03-13  Andre Vieira  <andre.simoesdiasvieira@arm.com>
+
+       PR 25660
+       *  config/tc-arm.c (operand_parse_code): Add OP_RNSDMQR and OP_oRNSDMQ.
+       (parse_operands): Handle new operand codes.
+       (do_neon_dyadic_long): Make shape check accept the scalar variants.
+       (asm_opcode_insns): Fix operand codes for vaddl and vsubl.
+       * testsuite/gas/arm/mve-vaddsub-it.s: New test.
+       * testsuite/gas/arm/mve-vaddsub-it.d: New test.
+       * testsuite/gas/arm/mve-vaddsub-it-bad.s: New test.
+       * testsuite/gas/arm/mve-vaddsub-it-bad.l: New test.
+       * testsuite/gas/arm/mve-vaddsub-it-bad.d: New test.
+       * testsuite/gas/arm/nomve-vaddsub-it.d: New test.
+
+2020-03-11  H.J. Lu  <hongjiu.lu@intel.com>
+
+       * NEWS: Mention x86 assembler options for CVE-2020-0551.
+
+2020-03-11  H.J. Lu  <hongjiu.lu@intel.com>
+
+       * testsuite/gas/i386/i386.exp: Run new tests.
+       * testsuite/gas/i386/lfence-byte.d: New file.
+       * testsuite/gas/i386/lfence-byte.e: Likewise.
+       * testsuite/gas/i386/lfence-byte.s: Likewise.
+       * testsuite/gas/i386/lfence-indbr-a.d: Likewise.
+       * testsuite/gas/i386/lfence-indbr-b.d: Likewise.
+       * testsuite/gas/i386/lfence-indbr-c.d: Likewise.
+       * testsuite/gas/i386/lfence-indbr.e: Likewise.
+       * testsuite/gas/i386/lfence-indbr.s: Likewise.
+       * testsuite/gas/i386/lfence-load.d: Likewise.
+       * testsuite/gas/i386/lfence-load.s: Likewise.
+       * testsuite/gas/i386/lfence-ret-a.d: Likewise.
+       * testsuite/gas/i386/lfence-ret-b.d: Likewise.
+       * testsuite/gas/i386/lfence-ret.s: Likewise.
+       * testsuite/gas/i386/x86-64-lfence-byte.d: Likewise.
+       * testsuite/gas/i386/x86-64-lfence-byte.e: Likewise.
+       * testsuite/gas/i386/x86-64-lfence-byte.s: Likewise.
+       * testsuite/gas/i386/x86-64-lfence-indbr-a.d: Likewise.
+       * testsuite/gas/i386/x86-64-lfence-indbr-b.d: Likewise.
+       * testsuite/gas/i386/x86-64-lfence-indbr-c.d: Likewise.
+       * testsuite/gas/i386/x86-64-lfence-indbr.e: Likewise.
+       * testsuite/gas/i386/x86-64-lfence-indbr.s: Likewise.
+       * testsuite/gas/i386/x86-64-lfence-load.d: Likewise.
+       * testsuite/gas/i386/x86-64-lfence-load.s: Likewise.
+       * testsuite/gas/i386/x86-64-lfence-ret-a.d: Likewise.
+       * testsuite/gas/i386/x86-64-lfence-ret-b.d: Likewise.
+
+2020-03-11  H.J. Lu  <hongjiu.lu@intel.com>
+
+       * config/tc-i386.c (lfence_after_load): New.
+       (lfence_before_indirect_branch_kind): New.
+       (lfence_before_indirect_branch): New.
+       (lfence_before_ret_kind): New.
+       (lfence_before_ret): New.
+       (last_insn): New.
+       (load_insn_p): New.
+       (insert_lfence_after): New.
+       (insert_lfence_before): New.
+       (md_assemble): Call insert_lfence_before and insert_lfence_after.
+       Set last_insn.
+       (OPTION_MLFENCE_AFTER_LOAD): New.
+       (OPTION_MLFENCE_BEFORE_INDIRECT_BRANCH): New.
+       (OPTION_MLFENCE_BEFORE_RET): New.
+       (md_longopts): Add -mlfence-after-load=,
+       -mlfence-before-indirect-branch= and -mlfence-before-ret=.
+       (md_parse_option): Handle -mlfence-after-load=,
+       -mlfence-before-indirect-branch= and -mlfence-before-ret=.
+       (md_show_usage): Display -mlfence-after-load=,
+       -mlfence-before-indirect-branch= and -mlfence-before-ret=.
+       (i386_cons_align): New.
+       * config/tc-i386.h (i386_cons_align): New.
+       (md_cons_align): New.
+       * doc/c-i386.texi: Document -mlfence-after-load=,
+       -mlfence-before-indirect-branch= and -mlfence-before-ret=.
+
 2020-03-11  Nick Clifton  <nickc@redhat.com>
 
        PR 25611
This page took 0.023589 seconds and 4 git commands to generate.