[gdb] Print user/includes fields for maint commands

[deliverable/binutils-gdb.git] / gas / ChangeLog

diff --git a/gas/ChangeLog b/gas/ChangeLog
index e6b3207a98f5ed75ba9d36ae9961f0a3222f3f7e..dcac44c638ea4f361ac687f132305b6cf55e2fe1 100644 (file)
--- a/gas/ChangeLog
+++ b/gas/ChangeLog
@@ -1,3 +1,52 @@
+2020-03-22  Alan Modra  <amodra@gmail.com>
+
+       * testsuite/gas/s12z/truncated.d: Update expected output.
+
+2020-03-17  Sergey Belyashov  <sergey.belyashov@gmail.com>
+
+       PR 25690
+       * config/tc-z80.c (md_pseudo_table): Add xdef anf xref pseudo ops.
+       * doc/c-z80.texi: Update documentation.
+
+2020-03-17  Sergey Belyashov  <sergey.belyashov@gmail.com>
+
+       PR 25641
+       PR 25668
+       PR 25633
+       Fix disassembling ED+A4/AC/B4/BC opcodes.
+       Fix assembling lines containing colonless label and instruction
+       with first operand inside parentheses.
+       Fix registration of unsupported by target CPU registers.
+       * config/tc-z80.c: See above.
+       * config/tc-z80.h: See above.
+       * testsuite/gas/z80/colonless.d: Update test.
+       * testsuite/gas/z80/colonless.s: Likewise.
+       * testsuite/gas/z80/ez80_adl_all.d: Likewise.
+       * testsuite/gas/z80/ez80_unsup_regs.d: Likewise.
+       * testsuite/gas/z80/ez80_z80_all.d: Likewise.
+       * testsuite/gas/z80/gbz80_unsup_regs.d: Likewise.
+       * testsuite/gas/z80/r800_unsup_regs.d: Likewise.
+       * testsuite/gas/z80/unsup_regs.s: Likewise.
+       * testsuite/gas/z80/z180_unsup_regs.d: Likewise.
+       * testsuite/gas/z80/z80.exp: Likewise.
+       * testsuite/gas/z80/z80_strict_unsup_regs.d: Likewise.
+       * testsuite/gas/z80/z80_unsup_regs.d: Likewise.
+       * testsuite/gas/z80/z80n_unsup_regs.d: Likewise.
+
+2020-03-13  Andre Vieira  <andre.simoesdiasvieira@arm.com>
+
+       PR 25660
+       *  config/tc-arm.c (operand_parse_code): Add OP_RNSDMQR and OP_oRNSDMQ.
+       (parse_operands): Handle new operand codes.
+       (do_neon_dyadic_long): Make shape check accept the scalar variants.
+       (asm_opcode_insns): Fix operand codes for vaddl and vsubl.
+       * testsuite/gas/arm/mve-vaddsub-it.s: New test.
+       * testsuite/gas/arm/mve-vaddsub-it.d: New test.
+       * testsuite/gas/arm/mve-vaddsub-it-bad.s: New test.
+       * testsuite/gas/arm/mve-vaddsub-it-bad.l: New test.
+       * testsuite/gas/arm/mve-vaddsub-it-bad.d: New test.
+       * testsuite/gas/arm/nomve-vaddsub-it.d: New test.
+
 2020-03-11  H.J. Lu  <hongjiu.lu@intel.com>
 
        * NEWS: Mention x86 assembler options for CVE-2020-0551.