s12z disassembler tidy
[deliverable/binutils-gdb.git] / opcodes / riscv-dis.c
index 47f9db02691d3afe1298678fcbdddafe9934499f..d7a184c4f971f6f14669baab98ba55cf13b5ad5e 100644 (file)
@@ -326,7 +326,7 @@ print_insn_args (const char *d, insn_t l, bfd_vma pc, disassemble_info *info)
            unsigned int csr = EXTRACT_OPERAND (CSR, l);
            switch (csr)
              {
-#define DECLARE_CSR(name, num) case num: csr_name = #name; break;
+#define DECLARE_CSR(name, num, class) case num: csr_name = #name; break;
 #include "opcode/riscv-opc.h"
 #undef DECLARE_CSR
              }
This page took 0.024069 seconds and 4 git commands to generate.