drm/i915: Pipe timing registers need an offset on VLV
authorVille Syrjälä <ville.syrjala@linux.intel.com>
Thu, 24 Jan 2013 13:29:46 +0000 (15:29 +0200)
committerDaniel Vetter <daniel.vetter@ffwll.ch>
Thu, 24 Jan 2013 22:13:13 +0000 (23:13 +0100)
commit4e8e7eb70388c90a2d0ea2ccf951b11c3ec24b3e
treee30e456d03ce4b8ad85e3ed4980b425efd7d3e62
parent67d62c57465e5da7647cb13ef567b80f6deb9a3c
drm/i915: Pipe timing registers need an offset on VLV

Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
drivers/gpu/drm/i915/i915_reg.h
This page took 0.025402 seconds and 5 git commands to generate.