ARM: imx6q: clk: Add support for mipi_ipg clock as a shared clock gate
authorLiu Ying <Ying.Liu@freescale.com>
Thu, 12 Feb 2015 06:01:30 +0000 (14:01 +0800)
committerShawn Guo <shawn.guo@linaro.org>
Mon, 2 Mar 2015 12:52:16 +0000 (20:52 +0800)
commite654df7a1a4843429b5d1d6ee40cac9ecef75304
tree60111ee985afb8c61914d195af3c0d9a8e8f24ec
parent5ccc248cc53708337a2bfe4ea380c20948e8bbed
ARM: imx6q: clk: Add support for mipi_ipg clock as a shared clock gate

The CG8 field of the CCM CCGR3 register is the 'mipi_core_cfg' gate clock,
according to the i.MX6q/sdl reference manuals.  This clock is actually the
gate for several clocks, including the ipg clock's output.  The MIPI DSI host
controller embedded in the i.MX6q/sdl SoCs takes the ipg clock as the pclk -
the APB clock signal .  In order to gate/ungate the ipg clock, this patch adds
a new shared clock gate named as "mipi_ipg".

Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
arch/arm/mach-imx/clk-imx6q.c
include/dt-bindings/clock/imx6qdl-clock.h
This page took 0.04564 seconds and 5 git commands to generate.