2002-03-07 Chris Demetriou <cgd@broadcom.com>
authorChris Demetriou <cgd@google.com>
Fri, 8 Mar 2002 00:37:14 +0000 (00:37 +0000)
committerChris Demetriou <cgd@google.com>
Fri, 8 Mar 2002 00:37:14 +0000 (00:37 +0000)
        * mips.igen (BREAK, LUI, ORI, SYSCALL, XORI): Print
        immediate or code as a hex value with the "%#lx" format.
        (ANDI): Likewise, and fix printed instruction name.

sim/mips/ChangeLog
sim/mips/mips.igen

index 1a37721071a1c83ea40b1a4a0d7324cf98487099..26e49b6298a44caf3a8df60cd0753e25dfde75b3 100644 (file)
@@ -1,3 +1,9 @@
+2002-03-07  Chris Demetriou  <cgd@broadcom.com>
+
+       * mips.igen (BREAK, LUI, ORI, SYSCALL, XORI): Print
+       immediate or code as a hex value with the "%#lx" format.
+       (ANDI): Likewise, and fix printed instruction name.
+
 2002-03-05  Chris Demetriou  <cgd@broadcom.com>
 
        * sim-main.h (UndefinedResult, Unpredictable): New macros
index d1a3f1ad3fa259913149d66348477ea55f98e514..d8d4dfa58cf5f93c8743b883889e3b9a8c10e4a8 100644 (file)
 
 
 001100,5.RS,5.RT,16.IMMEDIATE:NORMAL:32::ANDI
-"and r<RT>, r<RS>, <IMMEDIATE>"
+"andi r<RT>, r<RS>, %#lx<IMMEDIATE>"
 *mipsI:
 *mipsII:
 *mipsIII:
 
 
 000000,20.CODE,001101:SPECIAL:32::BREAK
-"break <CODE>"
+"break %#lx<CODE>"
 *mipsI:
 *mipsII:
 *mipsIII:
 
 
 001111,00000,5.RT,16.IMMEDIATE:NORMAL:32::LUI
-"lui r<RT>, <IMMEDIATE>"
+"lui r<RT>, %#lx<IMMEDIATE>"
 *mipsI:
 *mipsII:
 *mipsIII:
 }
 
 001101,5.RS,5.RT,16.IMMEDIATE:NORMAL:32::ORI
-"ori r<RT>, r<RS>, <IMMEDIATE>"
+"ori r<RT>, r<RS>, %#lx<IMMEDIATE>"
 *mipsI:
 *mipsII:
 *mipsIII:
 
 
 000000,20.CODE,001100:SPECIAL:32::SYSCALL
-"syscall <CODE>"
+"syscall %#lx<CODE>"
 *mipsI:
 *mipsII:
 *mipsIII:
 }
 
 001110,5.RS,5.RT,16.IMMEDIATE:NORMAL:32::XORI
-"xori r<RT>, r<RS>, <IMMEDIATE>"
+"xori r<RT>, r<RS>, %#lx<IMMEDIATE>"
 *mipsI:
 *mipsII:
 *mipsIII:
This page took 0.02854 seconds and 4 git commands to generate.