* config/tc-mips.c (mips_cpu_info_table): Move records for
authorAdam Nemet <anemet@caviumnetworks.com>
Thu, 29 May 2008 16:03:41 +0000 (16:03 +0000)
committerAdam Nemet <anemet@caviumnetworks.com>
Thu, 29 May 2008 16:03:41 +0000 (16:03 +0000)
ST Loongson-2E/2F processors to a better place.

gas/ChangeLog
gas/config/tc-mips.c

index 44319fe3b59abb5b61dcff97918cc7c5aabbd129..74be89b7687ab4f0048ffb25277ab63bd9d2ca6a 100644 (file)
@@ -1,3 +1,8 @@
+2008-05-29  Maxim Kuvyrkov  <maxim@codesourcery.com>
+
+       * config/tc-mips.c (mips_cpu_info_table): Move records for
+       ST Loongson-2E/2F processors to a better place.
+
 2008-05-23  H.J. Lu  <hongjiu.lu@intel.com>
 
        PR gas/6518
index 1cac6105eea79e1175c79d2836cabe1e281ccfba..484f5b40f4aaaa035c3f400b4267d9b33cfe0027 100644 (file)
@@ -14829,6 +14829,9 @@ static const struct mips_cpu_info mips_cpu_info_table[] =
   { "r4600",          0,                       ISA_MIPS3,      CPU_R4600 },
   { "orion",          0,                       ISA_MIPS3,      CPU_R4600 },
   { "r4650",          0,                       ISA_MIPS3,      CPU_R4650 },
+  /* ST Microelectronics Loongson 2E and 2F cores */
+  { "loongson2e",     0,                       ISA_MIPS3,   CPU_LOONGSON_2E },
+  { "loongson2f",     0,                       ISA_MIPS3,   CPU_LOONGSON_2F },
 
   /* MIPS IV */
   { "r8000",          0,                       ISA_MIPS4,      CPU_R8000 },
@@ -14919,10 +14922,6 @@ static const struct mips_cpu_info mips_cpu_info_table[] =
   { "sb1a",           MIPS_CPU_ASE_MIPS3D | MIPS_CPU_ASE_MDMX,
                                                ISA_MIPS64,     CPU_SB1 },
 
-  /* ST Microelectronics Loongson 2E and 2F cores */
-  { "loongson2e",     0,      ISA_MIPS3,      CPU_LOONGSON_2E },
-  { "loongson2f",     0,      ISA_MIPS3,      CPU_LOONGSON_2F },
-
   /* Cavium Networks Octeon CPU core */
   { "octeon",        0,      ISA_MIPS64R2,   CPU_OCTEON },
 
This page took 0.032459 seconds and 4 git commands to generate.