x86: add disassembler support for XOP VPCOM* pseudo-ops
[deliverable/binutils-gdb.git] / ld / testsuite / ld-riscv-elf /
2017-10-24  Hans-Peter Nilssontestsuite/ld-riscv-elf/ld-riscv-elf.exp: Fix typo for...
2017-10-24  Andrew WatermanRISC-V: Only relax to C.LUI when imm != 0 and rd !...
This page took 0.983924 seconds and 7 git commands to generate.