[ARC] Allow non-instruction relocations within .text sections
[deliverable/binutils-gdb.git] / opcodes / aarch64-dis.c
2016-01-01  Alan ModraCopyright update for binutils
2015-12-14  Matthew Wahab[AArch64][PATCH 11/14] Add support for the 2H vector...
2015-12-11  Matthew Wahab[AArch64][Patch 4/5] Support HINT aliases taking operands.
2015-12-10  Matthew Wahab[AArch64][PATCH 1/2] Add support for ARMv8.2 DC CVAP...
2015-11-27  Matthew Wahab[AArch64] Add ARMv8.2 instructions BFC and REV64.
2015-11-27  Matthew Wahab[AArch64] Let aliased instructions be their preferred...
2015-10-28  Yao QiPass noaliases_p to aarch64_decode_insn
2015-10-07  Yao QiAvoid using 'template' C++ keyword
2015-10-02  Yao Qi[aarch64] expose disas_aarch64_insn and rename it to...
2015-10-02  Yao Qi[aarch64] Remove argument pc from disas_aarch64_insn
2015-01-01  Alan ModraChangeLog rotatation and copyright year update
2014-09-03  Jiong Wang[PATCH/AArch64] Implement LSE feature
2014-03-26  Yufeng Zhang[AArch64 disassembler] Add missing checks of undefine...
2014-03-05  Alan ModraUpdate copyright years
2013-11-05  Yufeng Zhanggas/
2013-08-23  Nick Clifton PR binutils/15834
2013-06-20  Yufeng Zhangbfd/
2013-01-30  Yufeng Zhanginclude/opcode/
2013-01-17  Yufeng Zhanginclude/opcode/
2012-08-13  Nick CliftonAdd support for 64-bit ARM architecture: AArch64
This page took 1.258552 seconds and 26 git commands to generate.