projects / deliverable / binutils-gdb.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Fixes a compile time warnng about left shifting a negative value.
[deliverable/binutils-gdb.git] / sim / bfin /
2011-05-25  Mike Frysingersim: bfin: add bf526-0.2/bf54x-0.4 rom regions tree | commitdiff
2011-05-14  Mike Frysingersim: bfin: allow pushing of SP tree | commitdiff
2011-05-14  Mike Frysingersim: bfin: implement loop back support in the UARTs tree | commitdiff
2011-05-09  Mike Frysingersim: bfin: fix UART LSR read-only bit saturation tree | commitdiff
2011-04-27  Mike Frysingersim: bfin: constify dmac pmap arrays tree | commitdiff
2011-04-26  Mike Frysingersim: gpio: add output support tree | commitdiff
2011-04-26  Mike Frysingersim: gpio: update mask a/b signals better tree | commitdiff
2011-04-16  Mike Frysingersim: bfin: use store buffer with more 32bit insns tree | commitdiff
2011-04-15  Mike Frysingersim: bfin: handle implicit DISALGNEXCPT with video... tree | commitdiff
2011-04-11  Mike Frysingersim: bfin: respect the port level on signals to the SIC tree | commitdiff
2011-04-11  Mike Frysingersim: bfin: add missing GPIO pin 15 tree | commitdiff
2011-04-01  Mike Frysingersim: bfin: add OTP output port tree | commitdiff
2011-03-29  Mike Frysingersim: bfin: regen configure to include new cfi device tree | commitdiff
2011-03-29  Mike Frysingersim: bfin: fix sign extension with 16bit acc add insns tree | commitdiff
2011-03-27  Mike Frysingersim: bfin: handle saturation with RND12 sub insns tree | commitdiff
2011-03-26  Mike Frysingersim: bfin: add missing VS set with add/sub insns tree | commitdiff
2011-03-25  Mike Frysingersim: bfin: add hw tracing to gpio/sic port events tree | commitdiff
2011-03-25  Mike Frysingersim: bfin: fix GPIO logic bugs when processing events tree | commitdiff
2011-03-25  Mike Frysingersim: bfin: fix clear/set/toggle GPIO handling tree | commitdiff
2011-03-24  Mike Frysingersim: bfin: document SIC limitation tree | commitdiff
2011-03-24  Mike Frysingersim: bfin: fix inverted W1C logic tree | commitdiff
2011-03-24  Mike Frysingersim: bfin: define more UART LSR bits tree | commitdiff
2011-03-24  Mike Frysingersim: bfin: fix typo in TWI stat reg tree | commitdiff
2011-03-24  Mike Frysingersim: bfin: update VIT_MAX behavior to match hardware... tree | commitdiff
2011-03-24  Mike Frysingersim: bfin: always do 16bit sign extension with the... tree | commitdiff
2011-03-24  Mike Frysingersim: bfin: update AV and AC ASTAT bits with acc negation tree | commitdiff
2011-03-24  Mike Frysingersim: bfin: fix thinko in SIC pin encoding tree | commitdiff
2011-03-24  Mike Frysingersim: bfin: allow byteop[123]p src regs to be the same tree | commitdiff
2011-03-24  Mike Frysingersim: bfin: fix thinko in bfin_gpio bus addresses tree | commitdiff
2011-03-17  Mike Frysingersim: bfin: check for kill/pread tree | commitdiff
2011-03-15  Mike Frysingersim: bfin: add GPIO device simulation tree | commitdiff
2011-03-15  Mike Frysingersim: bfin: fix brace style tree | commitdiff
2011-03-15  Mike Frysingersim: bfin: fix brace style tree | commitdiff
2011-03-15  Mike Frysingersim: bfin: handle AZ updates with 16bit adds/subs tree | commitdiff
2011-03-15  Mike Frysingersim: bfin: skip acc/ASTAT updates for moves tree | commitdiff
2011-03-15  Mike Frysingersim: bfin: handle AN (negative overflows) in dsp mult... tree | commitdiff
2011-03-15  Mike Frysingersim: bfin: handle V overflows in dsp mult insns tree | commitdiff
2011-03-15  Mike Frysingersim: bfin: decode ASTAT on failure tree | commitdiff
2011-03-15  Mike Frysingersim: bfin: handle saturation with fract multiplications tree | commitdiff
2011-03-14  Mike Frysingersim: bfin: forgot to cvs add the changelog tree | commitdiff
2011-03-06  Mike Frysingersim: bfin: new port tree | commitdiff
GDB Binutils - Deliverables
This page took 0.860242 seconds and 7 git commands to generate.