Commit | Line | Data |
---|---|---|
ac23d4ee JS |
1 | /* |
2 | * This file is subject to the terms and conditions of the GNU General Public | |
3 | * License. See the file "COPYING" in the main directory of this archive | |
4 | * for more details. | |
5 | * | |
6 | * SGI UV APIC functions (note: not an Intel compatible APIC) | |
7 | * | |
c8f730b1 | 8 | * Copyright (C) 2007-2010 Silicon Graphics, Inc. All rights reserved. |
ac23d4ee | 9 | */ |
ac23d4ee | 10 | #include <linux/cpumask.h> |
0b1da1c8 IM |
11 | #include <linux/hardirq.h> |
12 | #include <linux/proc_fs.h> | |
13 | #include <linux/threads.h> | |
14 | #include <linux/kernel.h> | |
15 | #include <linux/module.h> | |
ac23d4ee | 16 | #include <linux/string.h> |
ac23d4ee | 17 | #include <linux/ctype.h> |
ac23d4ee | 18 | #include <linux/sched.h> |
7f1baa06 | 19 | #include <linux/timer.h> |
5a0e3ad6 | 20 | #include <linux/slab.h> |
0b1da1c8 IM |
21 | #include <linux/cpu.h> |
22 | #include <linux/init.h> | |
27229ca6 | 23 | #include <linux/io.h> |
841582ea | 24 | #include <linux/pci.h> |
78c06176 | 25 | #include <linux/kdebug.h> |
0b1da1c8 | 26 | |
ac23d4ee JS |
27 | #include <asm/uv/uv_mmrs.h> |
28 | #include <asm/uv/uv_hub.h> | |
0b1da1c8 IM |
29 | #include <asm/current.h> |
30 | #include <asm/pgtable.h> | |
7019cc2d | 31 | #include <asm/uv/bios.h> |
0b1da1c8 IM |
32 | #include <asm/uv/uv.h> |
33 | #include <asm/apic.h> | |
34 | #include <asm/ipi.h> | |
35 | #include <asm/smp.h> | |
fd12a0d6 | 36 | #include <asm/x86_init.h> |
ac23d4ee | 37 | |
510b3725 YL |
38 | DEFINE_PER_CPU(int, x2apic_extra_bits); |
39 | ||
841582ea MT |
40 | #define PR_DEVEL(fmt, args...) pr_devel("%s: " fmt, __func__, args) |
41 | ||
1b9b89e7 | 42 | static enum uv_system_type uv_system_type; |
fd12a0d6 | 43 | static u64 gru_start_paddr, gru_end_paddr; |
c8f730b1 | 44 | static union uvh_apicid uvh_apicid; |
7a1110e8 JS |
45 | int uv_min_hub_revision_id; |
46 | EXPORT_SYMBOL_GPL(uv_min_hub_revision_id); | |
8191c9f6 DS |
47 | unsigned int uv_apicid_hibits; |
48 | EXPORT_SYMBOL_GPL(uv_apicid_hibits); | |
78c06176 | 49 | static DEFINE_SPINLOCK(uv_nmi_lock); |
fd12a0d6 | 50 | |
eb41c8be | 51 | static inline bool is_GRU_range(u64 start, u64 end) |
fd12a0d6 | 52 | { |
ccef0864 | 53 | return start >= gru_start_paddr && end <= gru_end_paddr; |
fd12a0d6 JS |
54 | } |
55 | ||
eb41c8be | 56 | static bool uv_is_untracked_pat_range(u64 start, u64 end) |
fd12a0d6 JS |
57 | { |
58 | return is_ISA_range(start, end) || is_GRU_range(start, end); | |
59 | } | |
1b9b89e7 | 60 | |
27229ca6 JS |
61 | static int early_get_nodeid(void) |
62 | { | |
63 | union uvh_node_id_u node_id; | |
64 | unsigned long *mmr; | |
65 | ||
66 | mmr = early_ioremap(UV_LOCAL_MMR_BASE | UVH_NODE_ID, sizeof(*mmr)); | |
67 | node_id.v = *mmr; | |
68 | early_iounmap(mmr, sizeof(*mmr)); | |
7a1110e8 JS |
69 | |
70 | /* Currently, all blades have same revision number */ | |
71 | uv_min_hub_revision_id = node_id.s.revision; | |
72 | ||
27229ca6 JS |
73 | return node_id.s.node_id; |
74 | } | |
75 | ||
0520bd84 | 76 | static void __init early_get_apic_pnode_shift(void) |
c8f730b1 RA |
77 | { |
78 | unsigned long *mmr; | |
79 | ||
80 | mmr = early_ioremap(UV_LOCAL_MMR_BASE | UVH_APICID, sizeof(*mmr)); | |
81 | uvh_apicid.v = *mmr; | |
82 | early_iounmap(mmr, sizeof(*mmr)); | |
83 | if (!uvh_apicid.v) | |
84 | /* | |
85 | * Old bios, use default value | |
86 | */ | |
87 | uvh_apicid.s.pnode_shift = UV_APIC_PNODE_SHIFT; | |
c8f730b1 RA |
88 | } |
89 | ||
8191c9f6 DS |
90 | /* |
91 | * Add an extra bit as dictated by bios to the destination apicid of | |
92 | * interrupts potentially passing through the UV HUB. This prevents | |
93 | * a deadlock between interrupts and IO port operations. | |
94 | */ | |
95 | static void __init uv_set_apicid_hibit(void) | |
96 | { | |
97 | union uvh_lb_target_physical_apic_id_mask_u apicid_mask; | |
98 | unsigned long *mmr; | |
99 | ||
100 | mmr = early_ioremap(UV_LOCAL_MMR_BASE | | |
101 | UVH_LB_TARGET_PHYSICAL_APIC_ID_MASK, sizeof(*mmr)); | |
102 | apicid_mask.v = *mmr; | |
103 | early_iounmap(mmr, sizeof(*mmr)); | |
104 | uv_apicid_hibits = apicid_mask.s.bit_enables & UV_APICID_HIBIT_MASK; | |
105 | } | |
106 | ||
52459ab9 | 107 | static int __init uv_acpi_madt_oem_check(char *oem_id, char *oem_table_id) |
1b9b89e7 | 108 | { |
1d2c867c RA |
109 | int nodeid; |
110 | ||
1b9b89e7 | 111 | if (!strcmp(oem_id, "SGI")) { |
1d2c867c | 112 | nodeid = early_get_nodeid(); |
0520bd84 | 113 | early_get_apic_pnode_shift(); |
fd12a0d6 | 114 | x86_platform.is_untracked_pat_range = uv_is_untracked_pat_range; |
78c06176 | 115 | x86_platform.nmi_init = uv_nmi_init; |
1b9b89e7 YL |
116 | if (!strcmp(oem_table_id, "UVL")) |
117 | uv_system_type = UV_LEGACY_APIC; | |
118 | else if (!strcmp(oem_table_id, "UVX")) | |
119 | uv_system_type = UV_X2APIC; | |
120 | else if (!strcmp(oem_table_id, "UVH")) { | |
27229ca6 | 121 | __get_cpu_var(x2apic_extra_bits) = |
0520bd84 | 122 | nodeid << (uvh_apicid.s.pnode_shift - 1); |
1b9b89e7 | 123 | uv_system_type = UV_NON_UNIQUE_APIC; |
8191c9f6 | 124 | uv_set_apicid_hibit(); |
1b9b89e7 YL |
125 | return 1; |
126 | } | |
127 | } | |
128 | return 0; | |
129 | } | |
130 | ||
131 | enum uv_system_type get_uv_system_type(void) | |
132 | { | |
133 | return uv_system_type; | |
134 | } | |
135 | ||
136 | int is_uv_system(void) | |
137 | { | |
138 | return uv_system_type != UV_NONE; | |
139 | } | |
8067794b | 140 | EXPORT_SYMBOL_GPL(is_uv_system); |
1b9b89e7 | 141 | |
ac23d4ee JS |
142 | DEFINE_PER_CPU(struct uv_hub_info_s, __uv_hub_info); |
143 | EXPORT_PER_CPU_SYMBOL_GPL(__uv_hub_info); | |
144 | ||
145 | struct uv_blade_info *uv_blade_info; | |
146 | EXPORT_SYMBOL_GPL(uv_blade_info); | |
147 | ||
148 | short *uv_node_to_blade; | |
149 | EXPORT_SYMBOL_GPL(uv_node_to_blade); | |
150 | ||
151 | short *uv_cpu_to_blade; | |
152 | EXPORT_SYMBOL_GPL(uv_cpu_to_blade); | |
153 | ||
154 | short uv_possible_blades; | |
155 | EXPORT_SYMBOL_GPL(uv_possible_blades); | |
156 | ||
7019cc2d RA |
157 | unsigned long sn_rtc_cycles_per_second; |
158 | EXPORT_SYMBOL(sn_rtc_cycles_per_second); | |
159 | ||
bcda016e | 160 | static const struct cpumask *uv_target_cpus(void) |
ac23d4ee | 161 | { |
8447b360 | 162 | return cpu_online_mask; |
ac23d4ee JS |
163 | } |
164 | ||
bcda016e | 165 | static void uv_vector_allocation_domain(int cpu, struct cpumask *retmask) |
ac23d4ee | 166 | { |
bcda016e MT |
167 | cpumask_clear(retmask); |
168 | cpumask_set_cpu(cpu, retmask); | |
ac23d4ee JS |
169 | } |
170 | ||
667c5296 | 171 | static int __cpuinit uv_wakeup_secondary(int phys_apicid, unsigned long start_rip) |
ac23d4ee | 172 | { |
0b1da1c8 | 173 | #ifdef CONFIG_SMP |
ac23d4ee | 174 | unsigned long val; |
9f5314fb | 175 | int pnode; |
ac23d4ee | 176 | |
9f5314fb | 177 | pnode = uv_apicid_to_pnode(phys_apicid); |
8191c9f6 | 178 | phys_apicid |= uv_apicid_hibits; |
ac23d4ee JS |
179 | val = (1UL << UVH_IPI_INT_SEND_SHFT) | |
180 | (phys_apicid << UVH_IPI_INT_APIC_ID_SHFT) | | |
2b6163bf | 181 | ((start_rip << UVH_IPI_INT_VECTOR_SHFT) >> 12) | |
34d05591 | 182 | APIC_DM_INIT; |
9f5314fb | 183 | uv_write_global_mmr64(pnode, UVH_IPI_INT, val); |
34d05591 JS |
184 | mdelay(10); |
185 | ||
186 | val = (1UL << UVH_IPI_INT_SEND_SHFT) | | |
187 | (phys_apicid << UVH_IPI_INT_APIC_ID_SHFT) | | |
2b6163bf | 188 | ((start_rip << UVH_IPI_INT_VECTOR_SHFT) >> 12) | |
34d05591 | 189 | APIC_DM_STARTUP; |
9f5314fb | 190 | uv_write_global_mmr64(pnode, UVH_IPI_INT, val); |
2b6163bf YL |
191 | |
192 | atomic_set(&init_deasserted, 1); | |
0b1da1c8 | 193 | #endif |
ac23d4ee JS |
194 | return 0; |
195 | } | |
196 | ||
197 | static void uv_send_IPI_one(int cpu, int vector) | |
198 | { | |
66666e50 | 199 | unsigned long apicid; |
9f5314fb | 200 | int pnode; |
ac23d4ee | 201 | |
1e0b5d00 | 202 | apicid = per_cpu(x86_cpu_to_apicid, cpu); |
9f5314fb | 203 | pnode = uv_apicid_to_pnode(apicid); |
66666e50 | 204 | uv_hub_send_ipi(pnode, apicid, vector); |
ac23d4ee JS |
205 | } |
206 | ||
bcda016e | 207 | static void uv_send_IPI_mask(const struct cpumask *mask, int vector) |
ac23d4ee JS |
208 | { |
209 | unsigned int cpu; | |
210 | ||
bcda016e | 211 | for_each_cpu(cpu, mask) |
e7986739 MT |
212 | uv_send_IPI_one(cpu, vector); |
213 | } | |
214 | ||
bcda016e | 215 | static void uv_send_IPI_mask_allbutself(const struct cpumask *mask, int vector) |
e7986739 | 216 | { |
e7986739 | 217 | unsigned int this_cpu = smp_processor_id(); |
dac5f412 | 218 | unsigned int cpu; |
e7986739 | 219 | |
dac5f412 | 220 | for_each_cpu(cpu, mask) { |
e7986739 | 221 | if (cpu != this_cpu) |
ac23d4ee | 222 | uv_send_IPI_one(cpu, vector); |
dac5f412 | 223 | } |
ac23d4ee JS |
224 | } |
225 | ||
226 | static void uv_send_IPI_allbutself(int vector) | |
227 | { | |
e7986739 | 228 | unsigned int this_cpu = smp_processor_id(); |
dac5f412 | 229 | unsigned int cpu; |
ac23d4ee | 230 | |
dac5f412 | 231 | for_each_online_cpu(cpu) { |
e7986739 MT |
232 | if (cpu != this_cpu) |
233 | uv_send_IPI_one(cpu, vector); | |
dac5f412 | 234 | } |
ac23d4ee JS |
235 | } |
236 | ||
237 | static void uv_send_IPI_all(int vector) | |
238 | { | |
bcda016e | 239 | uv_send_IPI_mask(cpu_online_mask, vector); |
ac23d4ee JS |
240 | } |
241 | ||
242 | static int uv_apic_id_registered(void) | |
243 | { | |
244 | return 1; | |
245 | } | |
246 | ||
277d1f58 | 247 | static void uv_init_apic_ldr(void) |
5c520a67 SS |
248 | { |
249 | } | |
250 | ||
bcda016e | 251 | static unsigned int uv_cpu_mask_to_apicid(const struct cpumask *cpumask) |
ac23d4ee | 252 | { |
ac23d4ee JS |
253 | /* |
254 | * We're using fixed IRQ delivery, can only return one phys APIC ID. | |
255 | * May as well be the first. | |
256 | */ | |
debccb3e IM |
257 | int cpu = cpumask_first(cpumask); |
258 | ||
247bc6ca | 259 | if ((unsigned)cpu < nr_cpu_ids) |
8191c9f6 | 260 | return per_cpu(x86_cpu_to_apicid, cpu) | uv_apicid_hibits; |
ac23d4ee JS |
261 | else |
262 | return BAD_APICID; | |
263 | } | |
264 | ||
debccb3e IM |
265 | static unsigned int |
266 | uv_cpu_mask_to_apicid_and(const struct cpumask *cpumask, | |
267 | const struct cpumask *andmask) | |
95d313cf MT |
268 | { |
269 | int cpu; | |
270 | ||
271 | /* | |
272 | * We're using fixed IRQ delivery, can only return one phys APIC ID. | |
273 | * May as well be the first. | |
274 | */ | |
debccb3e | 275 | for_each_cpu_and(cpu, cpumask, andmask) { |
a775a38b MT |
276 | if (cpumask_test_cpu(cpu, cpu_online_mask)) |
277 | break; | |
debccb3e | 278 | } |
8191c9f6 | 279 | return per_cpu(x86_cpu_to_apicid, cpu) | uv_apicid_hibits; |
95d313cf MT |
280 | } |
281 | ||
ca6c8ed4 | 282 | static unsigned int x2apic_get_apic_id(unsigned long x) |
0c81c746 SS |
283 | { |
284 | unsigned int id; | |
285 | ||
286 | WARN_ON(preemptible() && num_online_cpus() > 1); | |
f910a9dc | 287 | id = x | __get_cpu_var(x2apic_extra_bits); |
0c81c746 SS |
288 | |
289 | return id; | |
290 | } | |
291 | ||
1b9b89e7 | 292 | static unsigned long set_apic_id(unsigned int id) |
f910a9dc YL |
293 | { |
294 | unsigned long x; | |
295 | ||
296 | /* maskout x2apic_extra_bits ? */ | |
297 | x = id; | |
298 | return x; | |
299 | } | |
300 | ||
301 | static unsigned int uv_read_apic_id(void) | |
302 | { | |
303 | ||
ca6c8ed4 | 304 | return x2apic_get_apic_id(apic_read(APIC_ID)); |
f910a9dc YL |
305 | } |
306 | ||
d4c9a9f3 | 307 | static int uv_phys_pkg_id(int initial_apicid, int index_msb) |
ac23d4ee | 308 | { |
0c81c746 | 309 | return uv_read_apic_id() >> index_msb; |
ac23d4ee JS |
310 | } |
311 | ||
ac23d4ee JS |
312 | static void uv_send_IPI_self(int vector) |
313 | { | |
314 | apic_write(APIC_SELF_IPI, vector); | |
315 | } | |
ac23d4ee | 316 | |
52459ab9 | 317 | struct apic __refdata apic_x2apic_uv_x = { |
c7967329 IM |
318 | |
319 | .name = "UV large system", | |
320 | .probe = NULL, | |
321 | .acpi_madt_oem_check = uv_acpi_madt_oem_check, | |
322 | .apic_id_registered = uv_apic_id_registered, | |
323 | ||
f8987a10 | 324 | .irq_delivery_mode = dest_Fixed, |
c5997fa8 | 325 | .irq_dest_mode = 0, /* physical */ |
c7967329 IM |
326 | |
327 | .target_cpus = uv_target_cpus, | |
08125d3e | 328 | .disable_esr = 0, |
bdb1a9b6 | 329 | .dest_logical = APIC_DEST_LOGICAL, |
c7967329 IM |
330 | .check_apicid_used = NULL, |
331 | .check_apicid_present = NULL, | |
332 | ||
c7967329 IM |
333 | .vector_allocation_domain = uv_vector_allocation_domain, |
334 | .init_apic_ldr = uv_init_apic_ldr, | |
335 | ||
336 | .ioapic_phys_id_map = NULL, | |
337 | .setup_apic_routing = NULL, | |
338 | .multi_timer_check = NULL, | |
339 | .apicid_to_node = NULL, | |
340 | .cpu_to_logical_apicid = NULL, | |
a21769a4 | 341 | .cpu_present_to_apicid = default_cpu_present_to_apicid, |
c7967329 IM |
342 | .apicid_to_cpu_present = NULL, |
343 | .setup_portio_remap = NULL, | |
a27a6210 | 344 | .check_phys_apicid_present = default_check_phys_apicid_present, |
c7967329 | 345 | .enable_apic_mode = NULL, |
d4c9a9f3 | 346 | .phys_pkg_id = uv_phys_pkg_id, |
c7967329 IM |
347 | .mps_oem_check = NULL, |
348 | ||
ca6c8ed4 | 349 | .get_apic_id = x2apic_get_apic_id, |
c7967329 IM |
350 | .set_apic_id = set_apic_id, |
351 | .apic_id_mask = 0xFFFFFFFFu, | |
352 | ||
353 | .cpu_mask_to_apicid = uv_cpu_mask_to_apicid, | |
354 | .cpu_mask_to_apicid_and = uv_cpu_mask_to_apicid_and, | |
355 | ||
356 | .send_IPI_mask = uv_send_IPI_mask, | |
357 | .send_IPI_mask_allbutself = uv_send_IPI_mask_allbutself, | |
358 | .send_IPI_allbutself = uv_send_IPI_allbutself, | |
359 | .send_IPI_all = uv_send_IPI_all, | |
360 | .send_IPI_self = uv_send_IPI_self, | |
361 | ||
1f5bcabf | 362 | .wakeup_secondary_cpu = uv_wakeup_secondary, |
abfa584c IM |
363 | .trampoline_phys_low = DEFAULT_TRAMPOLINE_PHYS_LOW, |
364 | .trampoline_phys_high = DEFAULT_TRAMPOLINE_PHYS_HIGH, | |
c7967329 IM |
365 | .wait_for_init_deassert = NULL, |
366 | .smp_callin_clear_local_apic = NULL, | |
c7967329 | 367 | .inquire_remote_apic = NULL, |
c1eeb2de YL |
368 | |
369 | .read = native_apic_msr_read, | |
370 | .write = native_apic_msr_write, | |
371 | .icr_read = native_x2apic_icr_read, | |
372 | .icr_write = native_x2apic_icr_write, | |
373 | .wait_icr_idle = native_x2apic_wait_icr_idle, | |
374 | .safe_wait_icr_idle = native_safe_x2apic_wait_icr_idle, | |
ac23d4ee JS |
375 | }; |
376 | ||
9f5314fb | 377 | static __cpuinit void set_x2apic_extra_bits(int pnode) |
ac23d4ee | 378 | { |
9f5314fb | 379 | __get_cpu_var(x2apic_extra_bits) = (pnode << 6); |
ac23d4ee JS |
380 | } |
381 | ||
382 | /* | |
383 | * Called on boot cpu. | |
384 | */ | |
9f5314fb JS |
385 | static __init int boot_pnode_to_blade(int pnode) |
386 | { | |
387 | int blade; | |
388 | ||
389 | for (blade = 0; blade < uv_num_possible_blades(); blade++) | |
390 | if (pnode == uv_blade_info[blade].pnode) | |
391 | return blade; | |
392 | BUG(); | |
393 | } | |
394 | ||
395 | struct redir_addr { | |
396 | unsigned long redirect; | |
397 | unsigned long alias; | |
398 | }; | |
399 | ||
400 | #define DEST_SHIFT UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR_DEST_BASE_SHFT | |
401 | ||
402 | static __initdata struct redir_addr redir_addrs[] = { | |
62b0cfc2 JS |
403 | {UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR, UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR}, |
404 | {UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR, UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR}, | |
405 | {UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR, UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR}, | |
9f5314fb JS |
406 | }; |
407 | ||
408 | static __init void get_lowmem_redirect(unsigned long *base, unsigned long *size) | |
409 | { | |
62b0cfc2 | 410 | union uvh_rh_gam_alias210_overlay_config_2_mmr_u alias; |
9f5314fb JS |
411 | union uvh_rh_gam_alias210_redirect_config_2_mmr_u redirect; |
412 | int i; | |
413 | ||
414 | for (i = 0; i < ARRAY_SIZE(redir_addrs); i++) { | |
415 | alias.v = uv_read_local_mmr(redir_addrs[i].alias); | |
036ed8ba | 416 | if (alias.s.enable && alias.s.base == 0) { |
9f5314fb JS |
417 | *size = (1UL << alias.s.m_alias); |
418 | redirect.v = uv_read_local_mmr(redir_addrs[i].redirect); | |
419 | *base = (unsigned long)redirect.s.dest_base << DEST_SHIFT; | |
420 | return; | |
421 | } | |
422 | } | |
036ed8ba | 423 | *base = *size = 0; |
9f5314fb JS |
424 | } |
425 | ||
83f5d894 JS |
426 | enum map_type {map_wb, map_uc}; |
427 | ||
fcfbb2b5 MT |
428 | static __init void map_high(char *id, unsigned long base, int pshift, |
429 | int bshift, int max_pnode, enum map_type map_type) | |
83f5d894 JS |
430 | { |
431 | unsigned long bytes, paddr; | |
432 | ||
fcfbb2b5 MT |
433 | paddr = base << pshift; |
434 | bytes = (1UL << bshift) * (max_pnode + 1); | |
83f5d894 | 435 | printk(KERN_INFO "UV: Map %s_HI 0x%lx - 0x%lx\n", id, paddr, |
0b1da1c8 | 436 | paddr + bytes); |
83f5d894 JS |
437 | if (map_type == map_uc) |
438 | init_extra_mapping_uc(paddr, bytes); | |
439 | else | |
440 | init_extra_mapping_wb(paddr, bytes); | |
441 | ||
442 | } | |
443 | static __init void map_gru_high(int max_pnode) | |
444 | { | |
445 | union uvh_rh_gam_gru_overlay_config_mmr_u gru; | |
446 | int shift = UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_SHFT; | |
447 | ||
448 | gru.v = uv_read_local_mmr(UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR); | |
fd12a0d6 | 449 | if (gru.s.enable) { |
fcfbb2b5 | 450 | map_high("GRU", gru.s.base, shift, shift, max_pnode, map_wb); |
fd12a0d6 JS |
451 | gru_start_paddr = ((u64)gru.s.base << shift); |
452 | gru_end_paddr = gru_start_paddr + (1UL << shift) * (max_pnode + 1); | |
453 | ||
454 | } | |
83f5d894 JS |
455 | } |
456 | ||
daf7b9c9 JS |
457 | static __init void map_mmr_high(int max_pnode) |
458 | { | |
459 | union uvh_rh_gam_mmr_overlay_config_mmr_u mmr; | |
460 | int shift = UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR_BASE_SHFT; | |
461 | ||
462 | mmr.v = uv_read_local_mmr(UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR); | |
463 | if (mmr.s.enable) | |
fcfbb2b5 | 464 | map_high("MMR", mmr.s.base, shift, shift, max_pnode, map_uc); |
daf7b9c9 JS |
465 | } |
466 | ||
83f5d894 JS |
467 | static __init void map_mmioh_high(int max_pnode) |
468 | { | |
469 | union uvh_rh_gam_mmioh_overlay_config_mmr_u mmioh; | |
470 | int shift = UVH_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_BASE_SHFT; | |
471 | ||
472 | mmioh.v = uv_read_local_mmr(UVH_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR); | |
473 | if (mmioh.s.enable) | |
fcfbb2b5 MT |
474 | map_high("MMIOH", mmioh.s.base, shift, mmioh.s.m_io, |
475 | max_pnode, map_uc); | |
83f5d894 JS |
476 | } |
477 | ||
918bc960 JS |
478 | static __init void map_low_mmrs(void) |
479 | { | |
480 | init_extra_mapping_uc(UV_GLOBAL_MMR32_BASE, UV_GLOBAL_MMR32_SIZE); | |
481 | init_extra_mapping_uc(UV_LOCAL_MMR_BASE, UV_LOCAL_MMR_SIZE); | |
482 | } | |
483 | ||
7019cc2d RA |
484 | static __init void uv_rtc_init(void) |
485 | { | |
922402f1 RA |
486 | long status; |
487 | u64 ticks_per_sec; | |
7019cc2d | 488 | |
922402f1 RA |
489 | status = uv_bios_freq_base(BIOS_FREQ_BASE_REALTIME_CLOCK, |
490 | &ticks_per_sec); | |
491 | if (status != BIOS_STATUS_SUCCESS || ticks_per_sec < 100000) { | |
7019cc2d RA |
492 | printk(KERN_WARNING |
493 | "unable to determine platform RTC clock frequency, " | |
494 | "guessing.\n"); | |
495 | /* BIOS gives wrong value for clock freq. so guess */ | |
496 | sn_rtc_cycles_per_second = 1000000000000UL / 30000UL; | |
497 | } else | |
498 | sn_rtc_cycles_per_second = ticks_per_sec; | |
499 | } | |
500 | ||
7f1baa06 MT |
501 | /* |
502 | * percpu heartbeat timer | |
503 | */ | |
504 | static void uv_heartbeat(unsigned long ignored) | |
505 | { | |
506 | struct timer_list *timer = &uv_hub_info->scir.timer; | |
507 | unsigned char bits = uv_hub_info->scir.state; | |
508 | ||
509 | /* flip heartbeat bit */ | |
510 | bits ^= SCIR_CPU_HEARTBEAT; | |
511 | ||
69a72a0e MT |
512 | /* is this cpu idle? */ |
513 | if (idle_cpu(raw_smp_processor_id())) | |
7f1baa06 MT |
514 | bits &= ~SCIR_CPU_ACTIVITY; |
515 | else | |
516 | bits |= SCIR_CPU_ACTIVITY; | |
517 | ||
518 | /* update system controller interface reg */ | |
519 | uv_set_scir_bits(bits); | |
520 | ||
521 | /* enable next timer period */ | |
5c333864 | 522 | mod_timer_pinned(timer, jiffies + SCIR_CPU_HB_INTERVAL); |
7f1baa06 MT |
523 | } |
524 | ||
525 | static void __cpuinit uv_heartbeat_enable(int cpu) | |
526 | { | |
99659a92 | 527 | while (!uv_cpu_hub_info(cpu)->scir.enabled) { |
7f1baa06 MT |
528 | struct timer_list *timer = &uv_cpu_hub_info(cpu)->scir.timer; |
529 | ||
530 | uv_set_cpu_scir_bits(cpu, SCIR_CPU_HEARTBEAT|SCIR_CPU_ACTIVITY); | |
531 | setup_timer(timer, uv_heartbeat, cpu); | |
532 | timer->expires = jiffies + SCIR_CPU_HB_INTERVAL; | |
533 | add_timer_on(timer, cpu); | |
534 | uv_cpu_hub_info(cpu)->scir.enabled = 1; | |
7f1baa06 | 535 | |
99659a92 RK |
536 | /* also ensure that boot cpu is enabled */ |
537 | cpu = 0; | |
538 | } | |
7f1baa06 MT |
539 | } |
540 | ||
77be80e4 | 541 | #ifdef CONFIG_HOTPLUG_CPU |
7f1baa06 MT |
542 | static void __cpuinit uv_heartbeat_disable(int cpu) |
543 | { | |
544 | if (uv_cpu_hub_info(cpu)->scir.enabled) { | |
545 | uv_cpu_hub_info(cpu)->scir.enabled = 0; | |
546 | del_timer(&uv_cpu_hub_info(cpu)->scir.timer); | |
547 | } | |
548 | uv_set_cpu_scir_bits(cpu, 0xff); | |
549 | } | |
550 | ||
7f1baa06 MT |
551 | /* |
552 | * cpu hotplug notifier | |
553 | */ | |
554 | static __cpuinit int uv_scir_cpu_notify(struct notifier_block *self, | |
555 | unsigned long action, void *hcpu) | |
556 | { | |
557 | long cpu = (long)hcpu; | |
558 | ||
559 | switch (action) { | |
560 | case CPU_ONLINE: | |
561 | uv_heartbeat_enable(cpu); | |
562 | break; | |
563 | case CPU_DOWN_PREPARE: | |
564 | uv_heartbeat_disable(cpu); | |
565 | break; | |
566 | default: | |
567 | break; | |
568 | } | |
569 | return NOTIFY_OK; | |
570 | } | |
571 | ||
572 | static __init void uv_scir_register_cpu_notifier(void) | |
573 | { | |
574 | hotcpu_notifier(uv_scir_cpu_notify, 0); | |
575 | } | |
576 | ||
577 | #else /* !CONFIG_HOTPLUG_CPU */ | |
578 | ||
579 | static __init void uv_scir_register_cpu_notifier(void) | |
580 | { | |
581 | } | |
582 | ||
583 | static __init int uv_init_heartbeat(void) | |
584 | { | |
585 | int cpu; | |
586 | ||
587 | if (is_uv_system()) | |
588 | for_each_online_cpu(cpu) | |
589 | uv_heartbeat_enable(cpu); | |
590 | return 0; | |
591 | } | |
592 | ||
593 | late_initcall(uv_init_heartbeat); | |
594 | ||
595 | #endif /* !CONFIG_HOTPLUG_CPU */ | |
596 | ||
841582ea MT |
597 | /* Direct Legacy VGA I/O traffic to designated IOH */ |
598 | int uv_set_vga_state(struct pci_dev *pdev, bool decode, | |
599 | unsigned int command_bits, bool change_bridge) | |
600 | { | |
601 | int domain, bus, rc; | |
602 | ||
603 | PR_DEVEL("devfn %x decode %d cmd %x chg_brdg %d\n", | |
604 | pdev->devfn, decode, command_bits, change_bridge); | |
605 | ||
606 | if (!change_bridge) | |
607 | return 0; | |
608 | ||
609 | if ((command_bits & PCI_COMMAND_IO) == 0) | |
610 | return 0; | |
611 | ||
612 | domain = pci_domain_nr(pdev->bus); | |
613 | bus = pdev->bus->number; | |
614 | ||
615 | rc = uv_bios_set_legacy_vga_target(decode, domain, bus); | |
616 | PR_DEVEL("vga decode %d %x:%x, rc: %d\n", decode, domain, bus, rc); | |
617 | ||
618 | return rc; | |
619 | } | |
620 | ||
8da077d6 JS |
621 | /* |
622 | * Called on each cpu to initialize the per_cpu UV data area. | |
0b1da1c8 | 623 | * FIXME: hotplug not supported yet |
8da077d6 JS |
624 | */ |
625 | void __cpuinit uv_cpu_init(void) | |
626 | { | |
627 | /* CPU 0 initilization will be done via uv_system_init. */ | |
628 | if (!uv_blade_info) | |
629 | return; | |
630 | ||
631 | uv_blade_info[uv_numa_blade_id()].nr_online_cpus++; | |
632 | ||
633 | if (get_uv_system_type() == UV_NON_UNIQUE_APIC) | |
634 | set_x2apic_extra_bits(uv_hub_info->pnode); | |
635 | } | |
636 | ||
78c06176 RA |
637 | /* |
638 | * When NMI is received, print a stack trace. | |
639 | */ | |
640 | int uv_handle_nmi(struct notifier_block *self, unsigned long reason, void *data) | |
641 | { | |
642 | if (reason != DIE_NMI_IPI) | |
643 | return NOTIFY_OK; | |
5edd19af CW |
644 | |
645 | if (in_crash_kexec) | |
646 | /* do nothing if entering the crash kernel */ | |
647 | return NOTIFY_OK; | |
78c06176 RA |
648 | /* |
649 | * Use a lock so only one cpu prints at a time | |
650 | * to prevent intermixed output. | |
651 | */ | |
652 | spin_lock(&uv_nmi_lock); | |
653 | pr_info("NMI stack dump cpu %u:\n", smp_processor_id()); | |
654 | dump_stack(); | |
655 | spin_unlock(&uv_nmi_lock); | |
656 | ||
657 | return NOTIFY_STOP; | |
658 | } | |
659 | ||
660 | static struct notifier_block uv_dump_stack_nmi_nb = { | |
661 | .notifier_call = uv_handle_nmi | |
662 | }; | |
663 | ||
664 | void uv_register_nmi_notifier(void) | |
665 | { | |
666 | if (register_die_notifier(&uv_dump_stack_nmi_nb)) | |
667 | printk(KERN_WARNING "UV NMI handler failed to register\n"); | |
668 | } | |
669 | ||
670 | void uv_nmi_init(void) | |
671 | { | |
672 | unsigned int value; | |
673 | ||
674 | /* | |
675 | * Unmask NMI on all cpus | |
676 | */ | |
677 | value = apic_read(APIC_LVT1) | APIC_DM_NMI; | |
678 | value &= ~APIC_LVT_MASKED; | |
679 | apic_write(APIC_LVT1, value); | |
680 | } | |
c4bd1fda MS |
681 | |
682 | void __init uv_system_init(void) | |
ac23d4ee | 683 | { |
62b0cfc2 | 684 | union uvh_rh_gam_config_mmr_u m_n_config; |
9f5314fb JS |
685 | union uvh_node_id_u node_id; |
686 | unsigned long gnode_upper, lowmem_redir_base, lowmem_redir_size; | |
687 | int bytes, nid, cpu, lcpu, pnode, blade, i, j, m_val, n_val; | |
c4ed3f04 | 688 | int gnode_extra, max_pnode = 0; |
6a891a24 JS |
689 | unsigned long mmr_base, present, paddr; |
690 | unsigned short pnode_mask; | |
ac23d4ee | 691 | |
918bc960 JS |
692 | map_low_mmrs(); |
693 | ||
62b0cfc2 | 694 | m_n_config.v = uv_read_local_mmr(UVH_RH_GAM_CONFIG_MMR ); |
9f5314fb JS |
695 | m_val = m_n_config.s.m_skt; |
696 | n_val = m_n_config.s.n_skt; | |
ac23d4ee JS |
697 | mmr_base = |
698 | uv_read_local_mmr(UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR) & | |
699 | ~UV_MMR_ENABLE; | |
c4ed3f04 JS |
700 | pnode_mask = (1 << n_val) - 1; |
701 | node_id.v = uv_read_local_mmr(UVH_NODE_ID); | |
702 | gnode_extra = (node_id.s.node_id & ~((1 << n_val) - 1)) >> 1; | |
703 | gnode_upper = ((unsigned long)gnode_extra << m_val); | |
704 | printk(KERN_DEBUG "UV: N %d, M %d, gnode_upper 0x%lx, gnode_extra 0x%x\n", | |
705 | n_val, m_val, gnode_upper, gnode_extra); | |
706 | ||
ac23d4ee JS |
707 | printk(KERN_DEBUG "UV: global MMR base 0x%lx\n", mmr_base); |
708 | ||
9f5314fb JS |
709 | for(i = 0; i < UVH_NODE_PRESENT_TABLE_DEPTH; i++) |
710 | uv_possible_blades += | |
711 | hweight64(uv_read_local_mmr( UVH_NODE_PRESENT_TABLE + i * 8)); | |
ac23d4ee JS |
712 | printk(KERN_DEBUG "UV: Found %d blades\n", uv_num_possible_blades()); |
713 | ||
714 | bytes = sizeof(struct uv_blade_info) * uv_num_possible_blades(); | |
ef020ab0 | 715 | uv_blade_info = kmalloc(bytes, GFP_KERNEL); |
9a8709d4 | 716 | BUG_ON(!uv_blade_info); |
6c7184b7 JS |
717 | for (blade = 0; blade < uv_num_possible_blades(); blade++) |
718 | uv_blade_info[blade].memory_nid = -1; | |
ac23d4ee | 719 | |
9f5314fb JS |
720 | get_lowmem_redirect(&lowmem_redir_base, &lowmem_redir_size); |
721 | ||
ac23d4ee | 722 | bytes = sizeof(uv_node_to_blade[0]) * num_possible_nodes(); |
ef020ab0 | 723 | uv_node_to_blade = kmalloc(bytes, GFP_KERNEL); |
9a8709d4 | 724 | BUG_ON(!uv_node_to_blade); |
ac23d4ee JS |
725 | memset(uv_node_to_blade, 255, bytes); |
726 | ||
727 | bytes = sizeof(uv_cpu_to_blade[0]) * num_possible_cpus(); | |
ef020ab0 | 728 | uv_cpu_to_blade = kmalloc(bytes, GFP_KERNEL); |
9a8709d4 | 729 | BUG_ON(!uv_cpu_to_blade); |
ac23d4ee JS |
730 | memset(uv_cpu_to_blade, 255, bytes); |
731 | ||
9f5314fb JS |
732 | blade = 0; |
733 | for (i = 0; i < UVH_NODE_PRESENT_TABLE_DEPTH; i++) { | |
734 | present = uv_read_local_mmr(UVH_NODE_PRESENT_TABLE + i * 8); | |
735 | for (j = 0; j < 64; j++) { | |
736 | if (!test_bit(j, &present)) | |
737 | continue; | |
36ac4b98 JS |
738 | pnode = (i * 64 + j); |
739 | uv_blade_info[blade].pnode = pnode; | |
9f5314fb | 740 | uv_blade_info[blade].nr_possible_cpus = 0; |
ac23d4ee | 741 | uv_blade_info[blade].nr_online_cpus = 0; |
36ac4b98 | 742 | max_pnode = max(pnode, max_pnode); |
9f5314fb | 743 | blade++; |
ac23d4ee | 744 | } |
9f5314fb | 745 | } |
ac23d4ee | 746 | |
7f594232 | 747 | uv_bios_init(); |
b76365a1 RA |
748 | uv_bios_get_sn_info(0, &uv_type, &sn_partition_id, &sn_coherency_id, |
749 | &sn_region_size, &system_serial_number); | |
7019cc2d RA |
750 | uv_rtc_init(); |
751 | ||
9f5314fb | 752 | for_each_present_cpu(cpu) { |
39d30770 MT |
753 | int apicid = per_cpu(x86_cpu_to_apicid, cpu); |
754 | ||
9f5314fb | 755 | nid = cpu_to_node(cpu); |
c8f730b1 RA |
756 | /* |
757 | * apic_pnode_shift must be set before calling uv_apicid_to_pnode(); | |
758 | */ | |
759 | uv_cpu_hub_info(cpu)->apic_pnode_shift = uvh_apicid.s.pnode_shift; | |
39d30770 | 760 | pnode = uv_apicid_to_pnode(apicid); |
9f5314fb JS |
761 | blade = boot_pnode_to_blade(pnode); |
762 | lcpu = uv_blade_info[blade].nr_possible_cpus; | |
763 | uv_blade_info[blade].nr_possible_cpus++; | |
764 | ||
6c7184b7 JS |
765 | /* Any node on the blade, else will contain -1. */ |
766 | uv_blade_info[blade].memory_nid = nid; | |
767 | ||
9f5314fb | 768 | uv_cpu_hub_info(cpu)->lowmem_remap_base = lowmem_redir_base; |
189f67c4 | 769 | uv_cpu_hub_info(cpu)->lowmem_remap_top = lowmem_redir_size; |
9f5314fb | 770 | uv_cpu_hub_info(cpu)->m_val = m_val; |
036ed8ba | 771 | uv_cpu_hub_info(cpu)->n_val = n_val; |
ac23d4ee JS |
772 | uv_cpu_hub_info(cpu)->numa_blade_id = blade; |
773 | uv_cpu_hub_info(cpu)->blade_processor_id = lcpu; | |
9f5314fb | 774 | uv_cpu_hub_info(cpu)->pnode = pnode; |
6a891a24 | 775 | uv_cpu_hub_info(cpu)->pnode_mask = pnode_mask; |
036ed8ba | 776 | uv_cpu_hub_info(cpu)->gpa_mask = (1UL << (m_val + n_val)) - 1; |
9f5314fb | 777 | uv_cpu_hub_info(cpu)->gnode_upper = gnode_upper; |
c4ed3f04 | 778 | uv_cpu_hub_info(cpu)->gnode_extra = gnode_extra; |
ac23d4ee | 779 | uv_cpu_hub_info(cpu)->global_mmr_base = mmr_base; |
b0f20989 | 780 | uv_cpu_hub_info(cpu)->coherency_domain_number = sn_coherency_id; |
39d30770 | 781 | uv_cpu_hub_info(cpu)->scir.offset = uv_scir_offset(apicid); |
ac23d4ee JS |
782 | uv_node_to_blade[nid] = blade; |
783 | uv_cpu_to_blade[cpu] = blade; | |
ac23d4ee | 784 | } |
83f5d894 | 785 | |
6a891a24 JS |
786 | /* Add blade/pnode info for nodes without cpus */ |
787 | for_each_online_node(nid) { | |
788 | if (uv_node_to_blade[nid] >= 0) | |
789 | continue; | |
790 | paddr = node_start_pfn(nid) << PAGE_SHIFT; | |
fc61e663 | 791 | paddr = uv_soc_phys_ram_to_gpa(paddr); |
6a891a24 JS |
792 | pnode = (paddr >> m_val) & pnode_mask; |
793 | blade = boot_pnode_to_blade(pnode); | |
794 | uv_node_to_blade[nid] = blade; | |
795 | } | |
796 | ||
83f5d894 | 797 | map_gru_high(max_pnode); |
daf7b9c9 | 798 | map_mmr_high(max_pnode); |
83f5d894 | 799 | map_mmioh_high(max_pnode); |
ac23d4ee | 800 | |
8da077d6 | 801 | uv_cpu_init(); |
7f1baa06 | 802 | uv_scir_register_cpu_notifier(); |
78c06176 | 803 | uv_register_nmi_notifier(); |
a3d732f9 | 804 | proc_mkdir("sgi_uv", NULL); |
841582ea MT |
805 | |
806 | /* register Legacy VGA I/O redirection handler */ | |
807 | pci_register_set_vga_state(uv_set_vga_state); | |
ac23d4ee | 808 | } |