Remove the use of the register keyword in the libiberty.h header file - it is depreca...
[deliverable/binutils-gdb.git] / include / ChangeLog
CommitLineData
6248d9d6
NC
12020-06-25 Nick Clifton <nickc@redhat.com>
2
3 * libiberty.h (bsearch_r): Remove use of the register keyword from
4 the prototype.
5
727b7b18
L
62020-06-24 H.J. Lu <hongjiu.lu@intel.com>
7
8 Sync with GCC
9 2020-06-23 Nick Alcock <nick.alcock@oracle.com>
10
11 * libiberty.h (bsearch_r): New.
12
13 2020-04-17 Martin Liska <mliska@suse.cz>
14 Jonathan Yong <10walls@gmail.com>
15
16 PR gcov-profile/94570
17 * filenames.h (defined): Do not define HAVE_DOS_BASED_FILE_SYSTEM
18 for CYGWIN.
19
359157df
AC
202020-06-22 Alex Coplan <alex.coplan@arm.com>
21
22 * opcode/aarch64.h (AARCH64_FEATURE_SHA2): Normalize.
23 (AARCH64_FEATURE_AES): Likewise.
24 (AARCH64_FEATURE_V8_4): Likewise.
25 (AARCH64_FEATURE_SM4): Likewise.
26 (AARCH64_FEATURE_SHA3): Likewise.
27 (AARCH64_FEATURE_V8): Likewise.
28 (AARCH64_FEATURE_V8_2): Likewise.
29 (AARCH64_FEATURE_V8_3): Likewise.
30 (AARCH64_FEATURE_FP): Likewise.
31 (AARCH64_FEATURE_SIMD): Likewise.
32 (AARCH64_FEATURE_CRC): Likewise.
33 (AARCH64_FEATURE_LSE): Likewise.
34 (AARCH64_FEATURE_PAN): Likewise.
35 (AARCH64_FEATURE_LOR): Likewise.
36 (AARCH64_FEATURE_RDMA): Likewise.
37 (AARCH64_FEATURE_V8_1): Likewise.
38 (AARCH64_FEATURE_F16): Likewise.
39 (AARCH64_FEATURE_RAS): Likewise.
40 (AARCH64_FEATURE_PROFILE): Likewise.
41 (AARCH64_FEATURE_SVE): Likewise.
42 (AARCH64_FEATURE_RCPC): Likewise.
43 (AARCH64_FEATURE_COMPNUM): Likewise.
44 (AARCH64_FEATURE_DOTPROD): Likewise.
45 (AARCH64_FEATURE_F16_FML): Likewise.
46 (AARCH64_FEATURE_V8_5): Likewise.
47 (AARCH64_FEATURE_V8_6): Likewise.
48 (AARCH64_FEATURE_BFLOAT16): Likewise.
49 (AARCH64_FEATURE_FLAGMANIP): Likewise.
50 (AARCH64_FEATURE_FRINTTS): Likewise.
51 (AARCH64_FEATURE_SB): Likewise.
52 (AARCH64_FEATURE_PREDRES): Likewise.
53 (AARCH64_FEATURE_CVADP): Likewise.
54 (AARCH64_FEATURE_RNG): Likewise.
55 (AARCH64_FEATURE_BTI): Likewise.
56 (AARCH64_FEATURE_SCXTNUM): Likewise.
57 (AARCH64_FEATURE_ID_PFR2): Likewise.
58 (AARCH64_FEATURE_SSBS): Likewise.
59 (AARCH64_FEATURE_MEMTAG): Likewise.
60 (AARCH64_FEATURE_TME): Likewise.
61 (AARCH64_FEATURE_I8MM): Likewise.
62 (AARCH64_FEATURE_F32MM): Likewise.
63 (AARCH64_FEATURE_F64MM): Likewise.
64 (AARCH64_FEATURE_SVE2): Likewise.
65 (AARCH64_FEATURE_SVE2_AES): Likewise.
66 (AARCH64_FEATURE_SVE2_BITPERM): Likewise.
67 (AARCH64_FEATURE_SVE2_SM4): Likewise.
68 (AARCH64_FEATURE_SVE2_SHA3): Likewise.
69
d768f160
SJ
702020-06-22 Saagar Jha <saagar@saagarjha.com>
71
72 * mach-o/loader.h: Add declarations of two new Mach-O load
73 commands.
74
39ff0b81
NC
752020-06-22 Nelson Chu <nelson.chu@sifive.com>
76
77 * opcode/riscv.h (riscv_get_priv_spec_class): Move the function
78 forward declarations to bfd/elfxx-riscv.h.
79 (riscv_get_priv_spec_name): Likewise.
80
7a77f1ac
MF
812020-06-15 Max Filippov <jcmvbkbc@gmail.com>
82
83 * elf/xtensa.h (xtensa_abi_choice): New declaration.
84
cae64165
RM
852020-06-12 Roland McGrath <mcgrathr@google.com>
86
87 * bfdlink.h (struct bfd_link_info): New field start_stop_visibility.
88
d8af286f
NC
892020-06-12 Nelson Chu <nelson.chu@sifive.com>
90
91 * opcode/riscv-opc.h: Update the defined versions of CSR from
92 PRIV_SPEC_CLASS_1P9 to PRIV_SPEC_CLASS_1P9P1. Also, drop the
93 MISA DECLARE_CSR_ALIAS since it's aborted version is v1.9.
94 * opcode/riscv.h (enum riscv_priv_spec_class): Remove
95 PRIV_SPEC_CLASS_1P9.
96
14962256
AC
972020-06-11 Alex Coplan <alex.coplan@arm.com>
98
99 * opcode/aarch64.h (aarch64_sys_reg): Add required features to struct
100 describing system registers.
101
d0c4e780
AM
1022020-06-11 Alan Modra <amodra@gmail.com>
103
104 * elf/mips.h (Elf32_RegInfo): Use fixed width integer types.
105 (Elf64_Internal_RegInfo, Elf_Internal_Options): Likewise.
106
87c69f97
AM
1072020-06-06 Alan Modra <amodra@gmail.com>
108
109 * elf/ppc64.h (elf_ppc64_reloc_type): Rename
110 R_PPC64_GOT_TLSGD34 to R_PPC64_GOT_TLSGD_PCREL34,
111 R_PPC64_GOT_TLSLD34 to R_PPC64_GOT_TLSLD_PCREL34,
112 R_PPC64_GOT_TPREL34 to R_PPC64_GOT_TPREL_PCREL34, and
113 R_PPC64_GOT_DTPREL34 to R_PPC64_GOT_DTPREL_PCREL34.
114
e9bffec9
JM
1152020-06-04 Jose E. Marchesi <jose.marchesi@oracle.com>
116
117 * opcode/cgen.h: Get an `endian' argument in both
118 cgen_get_insn_value and cgen_put_insn_value.
119
b3db6d07
JM
1202020-06-04 Jose E. Marchesi <jemarch@gnu.org>
121
122 * opcode/cgen.h (enum cgen_cpu_open_arg): New value
123 CGEN_CPU_OPEN_INSN_ENDIAN.
124
44730156
NC
1252020-06-03 Nelson Chu <nelson.chu@sifive.com>
126
127 * opcode/riscv.h: Remove #include "bfd.h". And change the return
128 types of riscv_get_isa_spec_class and riscv_get_priv_spec_class
129 from bfd_boolean to int.
130
8eff95bc
AM
1312020-05-28 Alan Modra <amodra@gmail.com>
132
133 PR 26044
134 * opcode/tilepro.h (TILEPRO_NUM_PIPELINE_ENCODINGS): Move to
135 tilepro_pipeline enum.
136
a6dbf402
L
1372020-05-27 H.J. Lu <hongjiu.lu@intel.com>
138
139 PR ld/22909
140 * bfdlink.h (textrel_check_method): New enum.
141 (bfd_link_textrel_check): New.
142 (bfd_link_info): Replace warn_shared_textrel and error_textrel
143 with textrel_check.
144
68dc60e6
L
1452020-05-25 H.J. Lu <hongjiu.lu@intel.com>
146
147 * elf/common.h: Update comments for ET_EXEC and ET_DYN.
148
8f595e9b
NC
1492020-05-20 Nelson Chu <nelson.chu@sifive.com>
150
151 * opcode/riscv.h: Include "bfd.h" to support bfd_boolean.
152 (enum riscv_isa_spec_class): New enum class. All supported ISA spec
153 belong to one of the class
154 (struct riscv_ext_version): New structure holds version information
155 for the specific ISA.
156 * opcode/riscv-opc.h (DECLARE_CSR): There are two version information,
157 define_version and abort_version. The define_version means which
158 privilege spec is started to define the CSR, and the abort_version
159 means which privilege spec is started to abort the CSR. If the CSR is
160 valid for the newest spec, then the abort_version should be
161 PRIV_SPEC_CLASS_DRAFT.
162 (DECLARE_CSR_ALIAS): Same as DECLARE_CSR, but only for the obselete CSR.
163 * opcode/riscv.h (enum riscv_priv_spec_class): New enum class. Define
164 the current supported privilege spec versions.
165 (struct riscv_csr_extra): Add new fields to store more information
166 about the CSR. We use these information to find the suitable CSR
167 address when user choosing a specific privilege spec.
168
164446e0
AF
1692020-05-19 Alexander Fedotov <alfedotov@gmail.com>
170
171 PR 25992
172 * opcode/arm.h (ARM_EXT2_V8R): Define. Modified ARM_AEXT2_V8R.
173
aa3c112f
AM
1742020-05-11 Alan Modra <amodra@gmail.com>
175
176 * opcode/ppc.h (PPC_OPERAND_ACC): Define. Renumber following
177 PPC_OPERAND defines.
178
7c1f4227
AM
1792020-05-11 Alan Modra <amodra@gmail.com>
180
181 * elf/ppc64.h: Update comment.
182 * opcode/ppc.h (PPC_OPCODE_POWER10): Rename from PPC_OPCODE_POWERXX.
183
09c1e68a
AC
1842020-04-30 Alex Coplan <alex.coplan@arm.com>
185
186 * opcode/aarch64.h (enum aarch64_opnd): Add
187 AARCH64_OPND_UNDEFINED.
188
27456742
AK
1892020-04-23 Anton Kolesov <anton.kolesov@synopsys.com>
190
191 * elf/common.h (NT_ARC_V2): New macro definitions.
192
30ce8e47
MF
1932020-04-22 Max Filippov <jcmvbkbc@gmail.com>
194
195 PR ld/25861
196 * elf/xtensa.h (elf_xtensa_reloc_type): New entries for
197 R_XTENSA_PDIFF{8,16,32} and R_XTENSA_NDIFF{8,16,32}.
198
fad3d2c1
AM
1992020-04-21 Alan Modra <amodra@gmail.com>
200
201 * elf/sh.h (STO_SH5_ISA32, SHF_SH5_ISA32, SHF_SH5_ISA32_MIXED),
202 (SHT_SH5_CR_SORTED, STT_DATALABEL): Delete.
203
95a51568
FS
2042020-04-10 Fangrui Song <maskray@google.com>
205
206 PR binutils/24613
207 * bfdlink.h (enum report_method): Delete RM_GENERATE_WARNING and
208 RM_GENERATE_ERROR. Add RM_DIAGNOSE.
209 (struct bfd_link_info): Add warn_unresolved_syms.
210
fa1477dc
SC
2112020-04-14 Stephen Casner <casner@acm.org>
212
213 PR ld/25677
214 * aout/aout64.h (N_DATADDR): Add IMAGIC case.
215
4d095f5b
JJ
2162020-04-02 Jan W. Jagersma <jwjagersma@gmail.com>
217
218 * coff/go32exe.h: Remove file.
219 * coff/internal.h (struct internal_filehdr): Remove field
220 go32stub. Remove flag F_GO32STUB.
221
40bd13ce
ML
2222020-04-01 Martin Liska <mliska@suse.cz>
223 Maciej W. Rozycki <macro@linux-mips.org>
224
225 PR lto/94249
226 * plugin-api.h: Fix a typo.
227
d1a89da5
NC
2282020-03-30 Nelson Chu <nelson.chu@sifive.com>
229
230 * opcode/riscv-opc.h: Update CSR to 1.11.
231
a879b4d5
JB
2322020-03-26 John Baldwin <jhb@FreeBSD.org>
233
234 * elf/common.h (AT_FREEBSD_BSDFLAGS): Define.
235
dfb68cc3
ML
2362020-03-24 Martin Liska <mliska@suse.cz>
237
238 PR lto/94249
239 * plugin-api.h: Add more robust endianess detection.
240
e3b1fa32
ML
2412020-03-21 Martin Liska <mliska@suse.cz>
242
243 * plugin-api.h (enum ld_plugin_symbol_type): Remove
244 comma after last value of an enum.
245 * lto-symtab.h (enum gcc_plugin_symbol_type): Likewise.
246
3734bec8
ML
2472020-03-19 Martin Liska <mliska@suse.cz>
248
249 * lto-symtab.h (enum gcc_plugin_symbol_type): New.
250 (enum gcc_plugin_symbol_section_kind): Likewise.
251
2522020-03-19 Martin Liska <mliska@suse.cz>
253
254 * plugin-api.h (struct ld_plugin_symbol): Split
255 int def into 4 char fields.
256 (enum ld_plugin_symbol_type): New.
257 (enum ld_plugin_symbol_section_kind): New.
258 (enum ld_plugin_tag): Add LDPT_ADD_SYMBOLS_V2.
259
06d949ec
KR
2602020-03-13 Kamil Rytarowski <n54@gmx.com>
261
262 * elf/common.h (NT_NETBSDCORE_LWPSTATUS): New define.
263
2642020-03-13 Kamil Rytarowski <n54@gmx.com>
9fcbd8a9
KR
265
266 * elf/common.h (NT_NETBSDCORE_AUXV): New define.
267
abf874aa
CL
2682020-03-13 Christophe Lyon <christophe.lyon@linaro.org>
269
270 * bfdlink.h (bfd_link_info): Add non_contiguous_regions and
271 non_contiguous_regions_warnings fields.
272
66631823
CE
2732020-03-13 Christian Eggers <ceggers@gmx.de>
274
275 * bfdlink.h (struct bfd_link_order): Add unit (bytes/octets) to
276 offset and size members.
277 * elf/internal.h (struct elf_internal_phdr): Likewise for
278 p_align member.
279 (struct elf_segment_map): Likewise for p_paddr and p_size
280 members
281
502794d4
CE
2822020-03-13 Christian Eggers <ceggers@gmx.de>
283
284 * elf/internal.h (struct elf_internal_phdr): Add unit (octets)
285 to several member field comments.
286 (Elf_Internal_Shdr): likewise.
287
e10ac147
AM
2882020-03-10 Alan Modra <amodra@gmail.com>
289
290 * som/aout.h (SOM_AUX_ID_MANDATORY, SOM_SPACE_IS_LOADABLE),
291 (SOM_SYMBOL_HIDDEN, SOM_SYMBOL_HAS_LONG_RETURN): Use 1u << 31.
292 * som/lst.h (LST_SYMBOL_HIDDEN): Likewise.
293
b5ebe8dd
LM
2942020-03-03 Luis Machado <luis.machado@linaro.org>
295
296 * elf/common.h (AT_L1I_CACHESIZE, AT_L1I_CACHEGEOMETRY)
297 (AT_L1D_CACHESIZE, AT_L1D_CACHEGEOMETRY, AT_L2_CACHESIZE)
298 (AT_L2_CACHEGEOMETRY, AT_L3_CACHESIZE, AT_L3_CACHEGEOMETRY)
299 (AT_MINSIGSTKSZ): New defines, imported from glibc.
300
99e47410
AB
3012020-02-25 Andrew Burgess <andrew.burgess@embecosm.com>
302
303 Import from gcc mainline:
304 2020-02-05 Andrew Burgess <andrew.burgess@embecosm.com>
305
306 * hashtab.h (htab_remove_elt): Make a parameter const.
307 (htab_remove_elt_with_hash): Likewise.
308
bd0cf5a6
NC
3092020-02-20 Nelson Chu <nelson.chu@sifive.com>
310
311 * opcode/riscv-opc.h: Extend DECLARE_CSR and DECLARE_CSR_ALIAS to
312 record riscv_csr_class.
313
4934a27c
MM
3142020-02-10 Stam Markianos-Wright <stam.markianos-wright@arm.com>
315 Matthew Malcomson <matthew.malcomson@arm.com>
316
317 * opcode/arm.h (ARM_EXT2_CDE): New extension macro.
318 (ARM_EXT2_CDE0): New extension macro.
319 (ARM_EXT2_CDE1): New extension macro.
320 (ARM_EXT2_CDE2): New extension macro.
321 (ARM_EXT2_CDE3): New extension macro.
322 (ARM_EXT2_CDE4): New extension macro.
323 (ARM_EXT2_CDE5): New extension macro.
324 (ARM_EXT2_CDE6): New extension macro.
325 (ARM_EXT2_CDE7): New extension macro.
326
9fc0b501
SB
3272020-02-07 Sergey Belyashov <sergey.belyashov@gmail.com>
328
329 PR 25469
330 * coff/internal.h (R_IMM16BE): Define.
331 * elf/z80.h (EF_Z80_MACH_Z80N): Define.
332 (R_Z80_16_BE): New reloc.
333
c5d7be0c
AM
3342020-02-04 Alan Modra <amodra@gmail.com>
335
336 * opcode/d30v.h (struct pd_reg): Make value field unsigned.
337
1957ab10
JT
3382020-01-16 Jon Turney <jon.turney@dronecode.org.uk>
339
340 * coff/internal.h (PE_IMAGE_DEBUG_TYPE_VC_FEATURE)
341 (PE_IMAGE_DEBUG_TYPE_POGO, PE_IMAGE_DEBUG_TYPE_ILTCG)
342 (PE_IMAGE_DEBUG_TYPE_MPX, PE_IMAGE_DEBUG_TYPE_REPRO): Add.
343
ae774686
NC
3442020-01-18 Nick Clifton <nickc@redhat.com>
345
346 Binutils 2.34 branch created.
347
533da483
NC
3482020-01-17 Nick Clifton <nickc@redhat.com>
349
350 * Import from gcc mainline:
351 2019-06-10 Martin Liska <mliska@suse.cz>
352
353 * ansidecl.h (ATTRIBUTE_WARN_UNUSED_RESULT): New macro.
354 * libiberty.h (xmalloc): Use it.
355 (xrealloc): Likewise.
356 (xcalloc): Likewise.
357 (xstrdup): Likewise.
358 (xstrndup): Likewise.
359 (xmemdup): Likewise.
360
361 2019-06-10 Martin Liska <mliska@suse.cz>
362
363 * ansidecl.h:
364 (ATTRIBUTE_RESULT_SIZE_1): Define new macro.
365 (ATTRIBUTE_RESULT_SIZE_2): Likewise.
366 (ATTRIBUTE_RESULT_SIZE_1_2): Likewise.
367 * libiberty.h (xmalloc): Add RESULT_SIZE attribute.
368 (xrealloc): Likewise.
369 (xcalloc): Likewise.
370
371 2019-11-16 Tim Ruehsen <tim.ruehsen@gmx.de>
372
373 * demangle.h (struct demangle_component): Add member
374 d_counting.
375
376 2019-11-16 Eduard-Mihai Burtescu <eddyb@lyken.rs>
377
378 * demangle.h (rust_demangle_callback): Add.
379
380 2019-07-18 Eduard-Mihai Burtescu <eddyb@lyken.rs>
381
382 * demangle.h (rust_is_mangled): Move to libiberty/rust-demangle.h.
383 (rust_demangle_sym): Move to libiberty/rust-demangle.h.
384
2da2eaf4
AV
3852020-01-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
386
387 PR 25376
388 * opcodes/arm.h (FPU_MVE, FPU_MVE_FPU): Move these features to...
389 (ARM_EXT2_MVE, ARM_EXT2_MVE_FP): ... the CORE_HIGH space.
390 (ARM_ANY): Redefine to not include any MVE bits.
391 (ARM_FEATURE_ALL): Removed.
392
131cb553
JL
3932020-01-15 Jozef Lawrynowicz <jozef.l@mittosystems.com>
394
395 * opcode/msp430.h (enum msp430_expp_e): New.
396 (struct msp430_operand_s): Add expp member to struct.
397
39fe16e0
CZ
3982020-01-13 Claudiu Zissulescu <claziss@gmail.com>
399
400 * elf/arc-cpu.def: Update ARC cpu list.
401
5496abe1
AM
4022020-01-13 Alan Modra <amodra@gmail.com>
403
404 * opcode/tic4x.h (EXTR): Delete.
405 (EXTRU, EXTRS, INSERTU, INSERTS): Rewrite without zero/sign
406 extension using shifts. Do trim INSERTU value to specified bitfield.
407
8948cc69
AM
4082020-01-10 Alan Modra <amodra@gmail.com>
409
410 * opcode/spu.h: Formatting.
411 (UNSIGNED_EXTRACT): Use 1u.
412 (SIGNED_EXTRACT): Don't sign extend with shifts.
413 (DECODE_INSN_I9a, DECODE_INSN_I9b): Avoid left shift of signed value.
414 Keep result signed.
415 (DECODE_INSN_U9a, DECODE_INSN_U9b): Delete.
416
bb82aefe
SV
4172020-01-07 Shahab Vahedi <shahab@synopsys.com>
418
419 * opcode/arc.h (insn_class_t): Add 'LLOCK' and 'SCOND'.
420
6655dba2
SB
4212020-01-02 Sergey Belyashov <sergey.belyashov@gmail.com>
422
423 * coff/internal.h: Add defintions of Z80 reloc names.
424
d73b58f4
NC
4252020-01-02 Christian Biesinger <cbiesinger@google.com>
426
427 * opcode/s12z.h: Undef REG_Y.
428
b14ce8bf
AM
4292020-01-01 Alan Modra <amodra@gmail.com>
430
431 Update year range in copyright notice of all files.
432
0b114740 433For older changes see ChangeLog-2019
3499769a 434\f
0b114740 435Copyright (C) 2020 Free Software Foundation, Inc.
3499769a
AM
436
437Copying and distribution of this file, with or without modification,
438are permitted in any medium without royalty provided the copyright
439notice and this notice are preserved.
440
441Local Variables:
442mode: change-log
443left-margin: 8
444fill-column: 74
445version-control: never
446End:
This page took 0.230287 seconds and 4 git commands to generate.