Commit | Line | Data |
---|---|---|
252b5132 | 1 | /* Print i386 instructions for GDB, the GNU debugger. |
b3adc24a | 2 | Copyright (C) 1988-2020 Free Software Foundation, Inc. |
252b5132 | 3 | |
9b201bb5 | 4 | This file is part of the GNU opcodes library. |
20f0a1fc | 5 | |
9b201bb5 | 6 | This library is free software; you can redistribute it and/or modify |
20f0a1fc | 7 | it under the terms of the GNU General Public License as published by |
9b201bb5 NC |
8 | the Free Software Foundation; either version 3, or (at your option) |
9 | any later version. | |
20f0a1fc | 10 | |
9b201bb5 NC |
11 | It is distributed in the hope that it will be useful, but WITHOUT |
12 | ANY WARRANTY; without even the implied warranty of MERCHANTABILITY | |
13 | or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public | |
14 | License for more details. | |
20f0a1fc NC |
15 | |
16 | You should have received a copy of the GNU General Public License | |
17 | along with this program; if not, write to the Free Software | |
9b201bb5 NC |
18 | Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston, |
19 | MA 02110-1301, USA. */ | |
20 | ||
20f0a1fc NC |
21 | |
22 | /* 80386 instruction printer by Pace Willisson (pace@prep.ai.mit.edu) | |
23 | July 1988 | |
24 | modified by John Hassey (hassey@dg-rtp.dg.com) | |
25 | x86-64 support added by Jan Hubicka (jh@suse.cz) | |
26 | VIA PadLock support by Michal Ludvig (mludvig@suse.cz). */ | |
27 | ||
28 | /* The main tables describing the instructions is essentially a copy | |
29 | of the "Opcode Map" chapter (Appendix A) of the Intel 80386 | |
30 | Programmers Manual. Usually, there is a capital letter, followed | |
31 | by a small letter. The capital letter tell the addressing mode, | |
32 | and the small letter tells about the operand size. Refer to | |
33 | the Intel manual for details. */ | |
252b5132 | 34 | |
252b5132 | 35 | #include "sysdep.h" |
88c1242d | 36 | #include "disassemble.h" |
252b5132 | 37 | #include "opintl.h" |
0b1cf022 | 38 | #include "opcode/i386.h" |
85f10a01 | 39 | #include "libiberty.h" |
5b872f7d | 40 | #include "safe-ctype.h" |
252b5132 RH |
41 | |
42 | #include <setjmp.h> | |
43 | ||
26ca5450 AJ |
44 | static int print_insn (bfd_vma, disassemble_info *); |
45 | static void dofloat (int); | |
46 | static void OP_ST (int, int); | |
47 | static void OP_STi (int, int); | |
48 | static int putop (const char *, int); | |
49 | static void oappend (const char *); | |
50 | static void append_seg (void); | |
51 | static void OP_indirE (int, int); | |
52 | static void print_operand_value (char *, int, bfd_vma); | |
c0f3af97 | 53 | static void OP_E_register (int, int); |
c1e679ec | 54 | static void OP_E_memory (int, int); |
5d669648 | 55 | static void print_displacement (char *, bfd_vma); |
26ca5450 AJ |
56 | static void OP_E (int, int); |
57 | static void OP_G (int, int); | |
58 | static bfd_vma get64 (void); | |
59 | static bfd_signed_vma get32 (void); | |
60 | static bfd_signed_vma get32s (void); | |
61 | static int get16 (void); | |
62 | static void set_op (bfd_vma, int); | |
b844680a | 63 | static void OP_Skip_MODRM (int, int); |
26ca5450 AJ |
64 | static void OP_REG (int, int); |
65 | static void OP_IMREG (int, int); | |
66 | static void OP_I (int, int); | |
67 | static void OP_I64 (int, int); | |
68 | static void OP_sI (int, int); | |
69 | static void OP_J (int, int); | |
70 | static void OP_SEG (int, int); | |
71 | static void OP_DIR (int, int); | |
72 | static void OP_OFF (int, int); | |
73 | static void OP_OFF64 (int, int); | |
74 | static void ptr_reg (int, int); | |
75 | static void OP_ESreg (int, int); | |
76 | static void OP_DSreg (int, int); | |
77 | static void OP_C (int, int); | |
78 | static void OP_D (int, int); | |
79 | static void OP_T (int, int); | |
6f74c397 | 80 | static void OP_R (int, int); |
26ca5450 AJ |
81 | static void OP_MMX (int, int); |
82 | static void OP_XMM (int, int); | |
83 | static void OP_EM (int, int); | |
84 | static void OP_EX (int, int); | |
4d9567e0 MM |
85 | static void OP_EMC (int,int); |
86 | static void OP_MXC (int,int); | |
26ca5450 AJ |
87 | static void OP_MS (int, int); |
88 | static void OP_XS (int, int); | |
cc0ec051 | 89 | static void OP_M (int, int); |
c0f3af97 L |
90 | static void OP_VEX (int, int); |
91 | static void OP_EX_Vex (int, int); | |
922d8de8 | 92 | static void OP_EX_VexW (int, int); |
a683cc34 | 93 | static void OP_EX_VexImmW (int, int); |
c0f3af97 | 94 | static void OP_XMM_Vex (int, int); |
922d8de8 | 95 | static void OP_XMM_VexW (int, int); |
43234a1e | 96 | static void OP_Rounding (int, int); |
c0f3af97 L |
97 | static void OP_REG_VexI4 (int, int); |
98 | static void PCLMUL_Fixup (int, int); | |
c0f3af97 | 99 | static void VCMP_Fixup (int, int); |
43234a1e | 100 | static void VPCMP_Fixup (int, int); |
be92cb14 | 101 | static void VPCOM_Fixup (int, int); |
cc0ec051 | 102 | static void OP_0f07 (int, int); |
b844680a L |
103 | static void OP_Monitor (int, int); |
104 | static void OP_Mwait (int, int); | |
46e883c5 L |
105 | static void NOP_Fixup1 (int, int); |
106 | static void NOP_Fixup2 (int, int); | |
26ca5450 | 107 | static void OP_3DNowSuffix (int, int); |
ad19981d | 108 | static void CMP_Fixup (int, int); |
26ca5450 | 109 | static void BadOp (void); |
35c52694 | 110 | static void REP_Fixup (int, int); |
d835a58b | 111 | static void SEP_Fixup (int, int); |
7e8b059b | 112 | static void BND_Fixup (int, int); |
04ef582a | 113 | static void NOTRACK_Fixup (int, int); |
42164a71 L |
114 | static void HLE_Fixup1 (int, int); |
115 | static void HLE_Fixup2 (int, int); | |
116 | static void HLE_Fixup3 (int, int); | |
f5804c90 | 117 | static void CMPXCHG8B_Fixup (int, int); |
42903f7f | 118 | static void XMM_Fixup (int, int); |
381d071f | 119 | static void CRC32_Fixup (int, int); |
eacc9c89 | 120 | static void FXSAVE_Fixup (int, int); |
15c7c1d8 | 121 | static void PCMPESTR_Fixup (int, int); |
f88c9eb0 SP |
122 | static void OP_LWPCB_E (int, int); |
123 | static void OP_LWP_E (int, int); | |
5dd85c99 SP |
124 | static void OP_Vex_2src_1 (int, int); |
125 | static void OP_Vex_2src_2 (int, int); | |
c1e679ec | 126 | |
f1f8f695 | 127 | static void MOVBE_Fixup (int, int); |
bc31405e | 128 | static void MOVSXD_Fixup (int, int); |
252b5132 | 129 | |
43234a1e L |
130 | static void OP_Mask (int, int); |
131 | ||
6608db57 | 132 | struct dis_private { |
252b5132 RH |
133 | /* Points to first byte not fetched. */ |
134 | bfd_byte *max_fetched; | |
0b1cf022 | 135 | bfd_byte the_buffer[MAX_MNEM_SIZE]; |
252b5132 | 136 | bfd_vma insn_start; |
e396998b | 137 | int orig_sizeflag; |
8df14d78 | 138 | OPCODES_SIGJMP_BUF bailout; |
252b5132 RH |
139 | }; |
140 | ||
cb712a9e L |
141 | enum address_mode |
142 | { | |
143 | mode_16bit, | |
144 | mode_32bit, | |
145 | mode_64bit | |
146 | }; | |
147 | ||
148 | enum address_mode address_mode; | |
52b15da3 | 149 | |
5076851f ILT |
150 | /* Flags for the prefixes for the current instruction. See below. */ |
151 | static int prefixes; | |
152 | ||
52b15da3 JH |
153 | /* REX prefix the current instruction. See below. */ |
154 | static int rex; | |
155 | /* Bits of REX we've already used. */ | |
156 | static int rex_used; | |
52b15da3 JH |
157 | /* Mark parts used in the REX prefix. When we are testing for |
158 | empty prefix (for 8bit register REX extension), just mask it | |
159 | out. Otherwise test for REX bit is excuse for existence of REX | |
160 | only in case value is nonzero. */ | |
161 | #define USED_REX(value) \ | |
162 | { \ | |
163 | if (value) \ | |
161a04f6 L |
164 | { \ |
165 | if ((rex & value)) \ | |
166 | rex_used |= (value) | REX_OPCODE; \ | |
167 | } \ | |
52b15da3 | 168 | else \ |
161a04f6 | 169 | rex_used |= REX_OPCODE; \ |
52b15da3 JH |
170 | } |
171 | ||
7d421014 ILT |
172 | /* Flags for prefixes which we somehow handled when printing the |
173 | current instruction. */ | |
174 | static int used_prefixes; | |
175 | ||
5076851f ILT |
176 | /* Flags stored in PREFIXES. */ |
177 | #define PREFIX_REPZ 1 | |
178 | #define PREFIX_REPNZ 2 | |
179 | #define PREFIX_LOCK 4 | |
180 | #define PREFIX_CS 8 | |
181 | #define PREFIX_SS 0x10 | |
182 | #define PREFIX_DS 0x20 | |
183 | #define PREFIX_ES 0x40 | |
184 | #define PREFIX_FS 0x80 | |
185 | #define PREFIX_GS 0x100 | |
186 | #define PREFIX_DATA 0x200 | |
187 | #define PREFIX_ADDR 0x400 | |
188 | #define PREFIX_FWAIT 0x800 | |
189 | ||
252b5132 RH |
190 | /* Make sure that bytes from INFO->PRIVATE_DATA->BUFFER (inclusive) |
191 | to ADDR (exclusive) are valid. Returns 1 for success, longjmps | |
192 | on error. */ | |
193 | #define FETCH_DATA(info, addr) \ | |
6608db57 | 194 | ((addr) <= ((struct dis_private *) (info->private_data))->max_fetched \ |
252b5132 RH |
195 | ? 1 : fetch_data ((info), (addr))) |
196 | ||
197 | static int | |
26ca5450 | 198 | fetch_data (struct disassemble_info *info, bfd_byte *addr) |
252b5132 RH |
199 | { |
200 | int status; | |
6608db57 | 201 | struct dis_private *priv = (struct dis_private *) info->private_data; |
252b5132 RH |
202 | bfd_vma start = priv->insn_start + (priv->max_fetched - priv->the_buffer); |
203 | ||
0b1cf022 | 204 | if (addr <= priv->the_buffer + MAX_MNEM_SIZE) |
272c9217 JB |
205 | status = (*info->read_memory_func) (start, |
206 | priv->max_fetched, | |
207 | addr - priv->max_fetched, | |
208 | info); | |
209 | else | |
210 | status = -1; | |
252b5132 RH |
211 | if (status != 0) |
212 | { | |
7d421014 | 213 | /* If we did manage to read at least one byte, then |
db6eb5be AM |
214 | print_insn_i386 will do something sensible. Otherwise, print |
215 | an error. We do that here because this is where we know | |
216 | STATUS. */ | |
7d421014 | 217 | if (priv->max_fetched == priv->the_buffer) |
5076851f | 218 | (*info->memory_error_func) (status, start, info); |
8df14d78 | 219 | OPCODES_SIGLONGJMP (priv->bailout, 1); |
252b5132 RH |
220 | } |
221 | else | |
222 | priv->max_fetched = addr; | |
223 | return 1; | |
224 | } | |
225 | ||
bf890a93 | 226 | /* Possible values for prefix requirement. */ |
507bd325 L |
227 | #define PREFIX_IGNORED_SHIFT 16 |
228 | #define PREFIX_IGNORED_REPZ (PREFIX_REPZ << PREFIX_IGNORED_SHIFT) | |
229 | #define PREFIX_IGNORED_REPNZ (PREFIX_REPNZ << PREFIX_IGNORED_SHIFT) | |
230 | #define PREFIX_IGNORED_DATA (PREFIX_DATA << PREFIX_IGNORED_SHIFT) | |
231 | #define PREFIX_IGNORED_ADDR (PREFIX_ADDR << PREFIX_IGNORED_SHIFT) | |
232 | #define PREFIX_IGNORED_LOCK (PREFIX_LOCK << PREFIX_IGNORED_SHIFT) | |
233 | ||
234 | /* Opcode prefixes. */ | |
235 | #define PREFIX_OPCODE (PREFIX_REPZ \ | |
236 | | PREFIX_REPNZ \ | |
237 | | PREFIX_DATA) | |
238 | ||
239 | /* Prefixes ignored. */ | |
240 | #define PREFIX_IGNORED (PREFIX_IGNORED_REPZ \ | |
241 | | PREFIX_IGNORED_REPNZ \ | |
242 | | PREFIX_IGNORED_DATA) | |
bf890a93 | 243 | |
ce518a5f | 244 | #define XX { NULL, 0 } |
507bd325 | 245 | #define Bad_Opcode NULL, { { NULL, 0 } }, 0 |
ce518a5f L |
246 | |
247 | #define Eb { OP_E, b_mode } | |
7e8b059b | 248 | #define Ebnd { OP_E, bnd_mode } |
b6169b20 | 249 | #define EbS { OP_E, b_swap_mode } |
9f79e886 | 250 | #define EbndS { OP_E, bnd_swap_mode } |
ce518a5f | 251 | #define Ev { OP_E, v_mode } |
de89d0a3 | 252 | #define Eva { OP_E, va_mode } |
7e8b059b | 253 | #define Ev_bnd { OP_E, v_bnd_mode } |
b6169b20 | 254 | #define EvS { OP_E, v_swap_mode } |
ce518a5f L |
255 | #define Ed { OP_E, d_mode } |
256 | #define Edq { OP_E, dq_mode } | |
257 | #define Edqw { OP_E, dqw_mode } | |
42903f7f | 258 | #define Edqb { OP_E, dqb_mode } |
1ba585e8 IT |
259 | #define Edb { OP_E, db_mode } |
260 | #define Edw { OP_E, dw_mode } | |
42903f7f | 261 | #define Edqd { OP_E, dqd_mode } |
09335d05 | 262 | #define Eq { OP_E, q_mode } |
07f5af7d | 263 | #define indirEv { OP_indirE, indir_v_mode } |
ce518a5f L |
264 | #define indirEp { OP_indirE, f_mode } |
265 | #define stackEv { OP_E, stack_v_mode } | |
266 | #define Em { OP_E, m_mode } | |
267 | #define Ew { OP_E, w_mode } | |
268 | #define M { OP_M, 0 } /* lea, lgdt, etc. */ | |
34b772a6 | 269 | #define Ma { OP_M, a_mode } |
b844680a | 270 | #define Mb { OP_M, b_mode } |
d9a5e5e5 | 271 | #define Md { OP_M, d_mode } |
f1f8f695 | 272 | #define Mo { OP_M, o_mode } |
ce518a5f L |
273 | #define Mp { OP_M, f_mode } /* 32 or 48 bit memory operand for LDS, LES etc */ |
274 | #define Mq { OP_M, q_mode } | |
d276ec69 | 275 | #define Mv_bnd { OP_M, v_bndmk_mode } |
4ee52178 | 276 | #define Mx { OP_M, x_mode } |
c0f3af97 | 277 | #define Mxmm { OP_M, xmm_mode } |
ce518a5f | 278 | #define Gb { OP_G, b_mode } |
7e8b059b | 279 | #define Gbnd { OP_G, bnd_mode } |
ce518a5f L |
280 | #define Gv { OP_G, v_mode } |
281 | #define Gd { OP_G, d_mode } | |
282 | #define Gdq { OP_G, dq_mode } | |
283 | #define Gm { OP_G, m_mode } | |
c0a30a9f | 284 | #define Gva { OP_G, va_mode } |
ce518a5f | 285 | #define Gw { OP_G, w_mode } |
6f74c397 | 286 | #define Rd { OP_R, d_mode } |
43234a1e | 287 | #define Rdq { OP_R, dq_mode } |
6f74c397 | 288 | #define Rm { OP_R, m_mode } |
ce518a5f L |
289 | #define Ib { OP_I, b_mode } |
290 | #define sIb { OP_sI, b_mode } /* sign extened byte */ | |
e3949f17 | 291 | #define sIbT { OP_sI, b_T_mode } /* sign extened byte like 'T' */ |
ce518a5f | 292 | #define Iv { OP_I, v_mode } |
7bb15c6f | 293 | #define sIv { OP_sI, v_mode } |
ce518a5f | 294 | #define Iv64 { OP_I64, v_mode } |
c1dc7af5 | 295 | #define Id { OP_I, d_mode } |
ce518a5f L |
296 | #define Iw { OP_I, w_mode } |
297 | #define I1 { OP_I, const_1_mode } | |
298 | #define Jb { OP_J, b_mode } | |
299 | #define Jv { OP_J, v_mode } | |
376cd056 | 300 | #define Jdqw { OP_J, dqw_mode } |
ce518a5f L |
301 | #define Cm { OP_C, m_mode } |
302 | #define Dm { OP_D, m_mode } | |
303 | #define Td { OP_T, d_mode } | |
b844680a | 304 | #define Skip_MODRM { OP_Skip_MODRM, 0 } |
ce518a5f L |
305 | |
306 | #define RMeAX { OP_REG, eAX_reg } | |
307 | #define RMeBX { OP_REG, eBX_reg } | |
308 | #define RMeCX { OP_REG, eCX_reg } | |
309 | #define RMeDX { OP_REG, eDX_reg } | |
310 | #define RMeSP { OP_REG, eSP_reg } | |
311 | #define RMeBP { OP_REG, eBP_reg } | |
312 | #define RMeSI { OP_REG, eSI_reg } | |
313 | #define RMeDI { OP_REG, eDI_reg } | |
314 | #define RMrAX { OP_REG, rAX_reg } | |
315 | #define RMrBX { OP_REG, rBX_reg } | |
316 | #define RMrCX { OP_REG, rCX_reg } | |
317 | #define RMrDX { OP_REG, rDX_reg } | |
318 | #define RMrSP { OP_REG, rSP_reg } | |
319 | #define RMrBP { OP_REG, rBP_reg } | |
320 | #define RMrSI { OP_REG, rSI_reg } | |
321 | #define RMrDI { OP_REG, rDI_reg } | |
322 | #define RMAL { OP_REG, al_reg } | |
ce518a5f L |
323 | #define RMCL { OP_REG, cl_reg } |
324 | #define RMDL { OP_REG, dl_reg } | |
325 | #define RMBL { OP_REG, bl_reg } | |
326 | #define RMAH { OP_REG, ah_reg } | |
327 | #define RMCH { OP_REG, ch_reg } | |
328 | #define RMDH { OP_REG, dh_reg } | |
329 | #define RMBH { OP_REG, bh_reg } | |
330 | #define RMAX { OP_REG, ax_reg } | |
331 | #define RMDX { OP_REG, dx_reg } | |
332 | ||
333 | #define eAX { OP_IMREG, eAX_reg } | |
334 | #define eBX { OP_IMREG, eBX_reg } | |
335 | #define eCX { OP_IMREG, eCX_reg } | |
336 | #define eDX { OP_IMREG, eDX_reg } | |
337 | #define eSP { OP_IMREG, eSP_reg } | |
338 | #define eBP { OP_IMREG, eBP_reg } | |
339 | #define eSI { OP_IMREG, eSI_reg } | |
340 | #define eDI { OP_IMREG, eDI_reg } | |
341 | #define AL { OP_IMREG, al_reg } | |
342 | #define CL { OP_IMREG, cl_reg } | |
343 | #define DL { OP_IMREG, dl_reg } | |
344 | #define BL { OP_IMREG, bl_reg } | |
345 | #define AH { OP_IMREG, ah_reg } | |
346 | #define CH { OP_IMREG, ch_reg } | |
347 | #define DH { OP_IMREG, dh_reg } | |
348 | #define BH { OP_IMREG, bh_reg } | |
349 | #define AX { OP_IMREG, ax_reg } | |
350 | #define DX { OP_IMREG, dx_reg } | |
351 | #define zAX { OP_IMREG, z_mode_ax_reg } | |
352 | #define indirDX { OP_IMREG, indir_dx_reg } | |
353 | ||
354 | #define Sw { OP_SEG, w_mode } | |
355 | #define Sv { OP_SEG, v_mode } | |
356 | #define Ap { OP_DIR, 0 } | |
357 | #define Ob { OP_OFF64, b_mode } | |
358 | #define Ov { OP_OFF64, v_mode } | |
359 | #define Xb { OP_DSreg, eSI_reg } | |
360 | #define Xv { OP_DSreg, eSI_reg } | |
361 | #define Xz { OP_DSreg, eSI_reg } | |
362 | #define Yb { OP_ESreg, eDI_reg } | |
363 | #define Yv { OP_ESreg, eDI_reg } | |
364 | #define DSBX { OP_DSreg, eBX_reg } | |
365 | ||
366 | #define es { OP_REG, es_reg } | |
367 | #define ss { OP_REG, ss_reg } | |
368 | #define cs { OP_REG, cs_reg } | |
369 | #define ds { OP_REG, ds_reg } | |
370 | #define fs { OP_REG, fs_reg } | |
371 | #define gs { OP_REG, gs_reg } | |
372 | ||
373 | #define MX { OP_MMX, 0 } | |
374 | #define XM { OP_XMM, 0 } | |
539f890d | 375 | #define XMScalar { OP_XMM, scalar_mode } |
6c30d220 | 376 | #define XMGatherQ { OP_XMM, vex_vsib_q_w_dq_mode } |
c0f3af97 | 377 | #define XMM { OP_XMM, xmm_mode } |
43234a1e | 378 | #define XMxmmq { OP_XMM, xmmq_mode } |
ce518a5f | 379 | #define EM { OP_EM, v_mode } |
b6169b20 | 380 | #define EMS { OP_EM, v_swap_mode } |
09a2c6cf | 381 | #define EMd { OP_EM, d_mode } |
14051056 | 382 | #define EMx { OP_EM, x_mode } |
53467f57 | 383 | #define EXbScalar { OP_EX, b_scalar_mode } |
8976381e | 384 | #define EXw { OP_EX, w_mode } |
53467f57 | 385 | #define EXwScalar { OP_EX, w_scalar_mode } |
09a2c6cf | 386 | #define EXd { OP_EX, d_mode } |
fa99fab2 | 387 | #define EXdS { OP_EX, d_swap_mode } |
09a2c6cf | 388 | #define EXq { OP_EX, q_mode } |
b6169b20 | 389 | #define EXqS { OP_EX, q_swap_mode } |
09a2c6cf | 390 | #define EXx { OP_EX, x_mode } |
b6169b20 | 391 | #define EXxS { OP_EX, x_swap_mode } |
c0f3af97 | 392 | #define EXxmm { OP_EX, xmm_mode } |
43234a1e | 393 | #define EXymm { OP_EX, ymm_mode } |
c0f3af97 | 394 | #define EXxmmq { OP_EX, xmmq_mode } |
43234a1e | 395 | #define EXEvexHalfBcstXmmq { OP_EX, evex_half_bcst_xmmq_mode } |
6c30d220 L |
396 | #define EXxmm_mb { OP_EX, xmm_mb_mode } |
397 | #define EXxmm_mw { OP_EX, xmm_mw_mode } | |
398 | #define EXxmm_md { OP_EX, xmm_md_mode } | |
399 | #define EXxmm_mq { OP_EX, xmm_mq_mode } | |
400 | #define EXxmmdw { OP_EX, xmmdw_mode } | |
401 | #define EXxmmqd { OP_EX, xmmqd_mode } | |
c0f3af97 | 402 | #define EXymmq { OP_EX, ymmq_mode } |
1c480963 | 403 | #define EXVexWdqScalar { OP_EX, vex_scalar_w_dq_mode } |
43234a1e L |
404 | #define EXEvexXGscat { OP_EX, evex_x_gscat_mode } |
405 | #define EXEvexXNoBcst { OP_EX, evex_x_nobcst_mode } | |
ce518a5f L |
406 | #define MS { OP_MS, v_mode } |
407 | #define XS { OP_XS, v_mode } | |
09335d05 | 408 | #define EMCq { OP_EMC, q_mode } |
ce518a5f | 409 | #define MXC { OP_MXC, 0 } |
ce518a5f | 410 | #define OPSUF { OP_3DNowSuffix, 0 } |
d835a58b | 411 | #define SEP { SEP_Fixup, 0 } |
ad19981d | 412 | #define CMP { CMP_Fixup, 0 } |
42903f7f | 413 | #define XMM0 { XMM_Fixup, 0 } |
eacc9c89 | 414 | #define FXSAVE { FXSAVE_Fixup, 0 } |
5dd85c99 SP |
415 | #define Vex_2src_1 { OP_Vex_2src_1, 0 } |
416 | #define Vex_2src_2 { OP_Vex_2src_2, 0 } | |
252b5132 | 417 | |
c0f3af97 | 418 | #define Vex { OP_VEX, vex_mode } |
539f890d | 419 | #define VexScalar { OP_VEX, vex_scalar_mode } |
6c30d220 | 420 | #define VexGatherQ { OP_VEX, vex_vsib_q_w_dq_mode } |
c0f3af97 L |
421 | #define Vex128 { OP_VEX, vex128_mode } |
422 | #define Vex256 { OP_VEX, vex256_mode } | |
cb21baef | 423 | #define VexGdq { OP_VEX, dq_mode } |
539f890d | 424 | #define EXdVexScalarS { OP_EX_Vex, d_scalar_swap_mode } |
539f890d | 425 | #define EXqVexScalarS { OP_EX_Vex, q_scalar_swap_mode } |
922d8de8 DR |
426 | #define EXVexW { OP_EX_VexW, x_mode } |
427 | #define EXdVexW { OP_EX_VexW, d_mode } | |
428 | #define EXqVexW { OP_EX_VexW, q_mode } | |
a683cc34 | 429 | #define EXVexImmW { OP_EX_VexImmW, x_mode } |
539f890d | 430 | #define XMVexScalar { OP_XMM_Vex, scalar_mode } |
922d8de8 | 431 | #define XMVexW { OP_XMM_VexW, 0 } |
c0f3af97 L |
432 | #define XMVexI4 { OP_REG_VexI4, x_mode } |
433 | #define PCLMUL { PCLMUL_Fixup, 0 } | |
c0f3af97 | 434 | #define VCMP { VCMP_Fixup, 0 } |
43234a1e | 435 | #define VPCMP { VPCMP_Fixup, 0 } |
be92cb14 | 436 | #define VPCOM { VPCOM_Fixup, 0 } |
43234a1e L |
437 | |
438 | #define EXxEVexR { OP_Rounding, evex_rounding_mode } | |
70df6fc9 | 439 | #define EXxEVexR64 { OP_Rounding, evex_rounding_64_mode } |
43234a1e L |
440 | #define EXxEVexS { OP_Rounding, evex_sae_mode } |
441 | ||
442 | #define XMask { OP_Mask, mask_mode } | |
443 | #define MaskG { OP_G, mask_mode } | |
444 | #define MaskE { OP_E, mask_mode } | |
1ba585e8 | 445 | #define MaskBDE { OP_E, mask_bd_mode } |
43234a1e L |
446 | #define MaskR { OP_R, mask_mode } |
447 | #define MaskVex { OP_VEX, mask_mode } | |
c0f3af97 | 448 | |
6c30d220 | 449 | #define MVexVSIBDWpX { OP_M, vex_vsib_d_w_dq_mode } |
5fc35d96 | 450 | #define MVexVSIBDQWpX { OP_M, vex_vsib_d_w_d_mode } |
6c30d220 | 451 | #define MVexVSIBQWpX { OP_M, vex_vsib_q_w_dq_mode } |
5fc35d96 | 452 | #define MVexVSIBQDWpX { OP_M, vex_vsib_q_w_d_mode } |
6c30d220 | 453 | |
35c52694 | 454 | /* Used handle "rep" prefix for string instructions. */ |
ce518a5f L |
455 | #define Xbr { REP_Fixup, eSI_reg } |
456 | #define Xvr { REP_Fixup, eSI_reg } | |
457 | #define Ybr { REP_Fixup, eDI_reg } | |
458 | #define Yvr { REP_Fixup, eDI_reg } | |
459 | #define Yzr { REP_Fixup, eDI_reg } | |
460 | #define indirDXr { REP_Fixup, indir_dx_reg } | |
461 | #define ALr { REP_Fixup, al_reg } | |
462 | #define eAXr { REP_Fixup, eAX_reg } | |
463 | ||
42164a71 L |
464 | /* Used handle HLE prefix for lockable instructions. */ |
465 | #define Ebh1 { HLE_Fixup1, b_mode } | |
466 | #define Evh1 { HLE_Fixup1, v_mode } | |
467 | #define Ebh2 { HLE_Fixup2, b_mode } | |
468 | #define Evh2 { HLE_Fixup2, v_mode } | |
469 | #define Ebh3 { HLE_Fixup3, b_mode } | |
470 | #define Evh3 { HLE_Fixup3, v_mode } | |
471 | ||
7e8b059b | 472 | #define BND { BND_Fixup, 0 } |
04ef582a | 473 | #define NOTRACK { NOTRACK_Fixup, 0 } |
7e8b059b | 474 | |
ce518a5f L |
475 | #define cond_jump_flag { NULL, cond_jump_mode } |
476 | #define loop_jcxz_flag { NULL, loop_jcxz_mode } | |
3ffd33cf | 477 | |
252b5132 | 478 | /* bits in sizeflag */ |
252b5132 | 479 | #define SUFFIX_ALWAYS 4 |
252b5132 RH |
480 | #define AFLAG 2 |
481 | #define DFLAG 1 | |
482 | ||
51e7da1b L |
483 | enum |
484 | { | |
485 | /* byte operand */ | |
486 | b_mode = 1, | |
487 | /* byte operand with operand swapped */ | |
3873ba12 | 488 | b_swap_mode, |
e3949f17 L |
489 | /* byte operand, sign extend like 'T' suffix */ |
490 | b_T_mode, | |
51e7da1b | 491 | /* operand size depends on prefixes */ |
3873ba12 | 492 | v_mode, |
51e7da1b | 493 | /* operand size depends on prefixes with operand swapped */ |
3873ba12 | 494 | v_swap_mode, |
de89d0a3 IT |
495 | /* operand size depends on address prefix */ |
496 | va_mode, | |
51e7da1b | 497 | /* word operand */ |
3873ba12 | 498 | w_mode, |
51e7da1b | 499 | /* double word operand */ |
3873ba12 | 500 | d_mode, |
51e7da1b | 501 | /* double word operand with operand swapped */ |
3873ba12 | 502 | d_swap_mode, |
51e7da1b | 503 | /* quad word operand */ |
3873ba12 | 504 | q_mode, |
51e7da1b | 505 | /* quad word operand with operand swapped */ |
3873ba12 | 506 | q_swap_mode, |
51e7da1b | 507 | /* ten-byte operand */ |
3873ba12 | 508 | t_mode, |
43234a1e L |
509 | /* 16-byte XMM, 32-byte YMM or 64-byte ZMM operand. In EVEX with |
510 | broadcast enabled. */ | |
3873ba12 | 511 | x_mode, |
43234a1e L |
512 | /* Similar to x_mode, but with different EVEX mem shifts. */ |
513 | evex_x_gscat_mode, | |
514 | /* Similar to x_mode, but with disabled broadcast. */ | |
515 | evex_x_nobcst_mode, | |
516 | /* Similar to x_mode, but with operands swapped and disabled broadcast | |
517 | in EVEX. */ | |
3873ba12 | 518 | x_swap_mode, |
51e7da1b | 519 | /* 16-byte XMM operand */ |
3873ba12 | 520 | xmm_mode, |
43234a1e L |
521 | /* XMM, XMM or YMM register operand, or quad word, xmmword or ymmword |
522 | memory operand (depending on vector length). Broadcast isn't | |
523 | allowed. */ | |
3873ba12 | 524 | xmmq_mode, |
43234a1e L |
525 | /* Same as xmmq_mode, but broadcast is allowed. */ |
526 | evex_half_bcst_xmmq_mode, | |
6c30d220 L |
527 | /* XMM register or byte memory operand */ |
528 | xmm_mb_mode, | |
529 | /* XMM register or word memory operand */ | |
530 | xmm_mw_mode, | |
531 | /* XMM register or double word memory operand */ | |
532 | xmm_md_mode, | |
533 | /* XMM register or quad word memory operand */ | |
534 | xmm_mq_mode, | |
43234a1e | 535 | /* 16-byte XMM, word, double word or quad word operand. */ |
6c30d220 | 536 | xmmdw_mode, |
43234a1e | 537 | /* 16-byte XMM, double word, quad word operand or xmm word operand. */ |
6c30d220 | 538 | xmmqd_mode, |
43234a1e L |
539 | /* 32-byte YMM operand */ |
540 | ymm_mode, | |
541 | /* quad word, ymmword or zmmword memory operand. */ | |
3873ba12 | 542 | ymmq_mode, |
6c30d220 L |
543 | /* 32-byte YMM or 16-byte word operand */ |
544 | ymmxmm_mode, | |
51e7da1b | 545 | /* d_mode in 32bit, q_mode in 64bit mode. */ |
3873ba12 | 546 | m_mode, |
51e7da1b | 547 | /* pair of v_mode operands */ |
3873ba12 L |
548 | a_mode, |
549 | cond_jump_mode, | |
550 | loop_jcxz_mode, | |
bc31405e | 551 | movsxd_mode, |
7e8b059b | 552 | v_bnd_mode, |
d276ec69 JB |
553 | /* like v_bnd_mode in 32bit, no RIP-rel in 64bit mode. */ |
554 | v_bndmk_mode, | |
51e7da1b | 555 | /* operand size depends on REX prefixes. */ |
3873ba12 | 556 | dq_mode, |
376cd056 JB |
557 | /* registers like dq_mode, memory like w_mode, displacements like |
558 | v_mode without considering Intel64 ISA. */ | |
3873ba12 | 559 | dqw_mode, |
9f79e886 | 560 | /* bounds operand */ |
7e8b059b | 561 | bnd_mode, |
9f79e886 JB |
562 | /* bounds operand with operand swapped */ |
563 | bnd_swap_mode, | |
51e7da1b | 564 | /* 4- or 6-byte pointer operand */ |
3873ba12 L |
565 | f_mode, |
566 | const_1_mode, | |
07f5af7d L |
567 | /* v_mode for indirect branch opcodes. */ |
568 | indir_v_mode, | |
51e7da1b | 569 | /* v_mode for stack-related opcodes. */ |
3873ba12 | 570 | stack_v_mode, |
51e7da1b | 571 | /* non-quad operand size depends on prefixes */ |
3873ba12 | 572 | z_mode, |
51e7da1b | 573 | /* 16-byte operand */ |
3873ba12 | 574 | o_mode, |
51e7da1b | 575 | /* registers like dq_mode, memory like b_mode. */ |
3873ba12 | 576 | dqb_mode, |
1ba585e8 IT |
577 | /* registers like d_mode, memory like b_mode. */ |
578 | db_mode, | |
579 | /* registers like d_mode, memory like w_mode. */ | |
580 | dw_mode, | |
51e7da1b | 581 | /* registers like dq_mode, memory like d_mode. */ |
3873ba12 | 582 | dqd_mode, |
51e7da1b | 583 | /* normal vex mode */ |
3873ba12 | 584 | vex_mode, |
51e7da1b | 585 | /* 128bit vex mode */ |
3873ba12 | 586 | vex128_mode, |
51e7da1b | 587 | /* 256bit vex mode */ |
3873ba12 | 588 | vex256_mode, |
d55ee72f | 589 | |
825bd36c | 590 | /* Operand size depends on the VEX.W bit, with VSIB dword indices. */ |
6c30d220 | 591 | vex_vsib_d_w_dq_mode, |
5fc35d96 IT |
592 | /* Similar to vex_vsib_d_w_dq_mode, with smaller memory. */ |
593 | vex_vsib_d_w_d_mode, | |
825bd36c | 594 | /* Operand size depends on the VEX.W bit, with VSIB qword indices. */ |
6c30d220 | 595 | vex_vsib_q_w_dq_mode, |
5fc35d96 IT |
596 | /* Similar to vex_vsib_q_w_dq_mode, with smaller memory. */ |
597 | vex_vsib_q_w_d_mode, | |
6c30d220 | 598 | |
539f890d L |
599 | /* scalar, ignore vector length. */ |
600 | scalar_mode, | |
53467f57 IT |
601 | /* like b_mode, ignore vector length. */ |
602 | b_scalar_mode, | |
603 | /* like w_mode, ignore vector length. */ | |
604 | w_scalar_mode, | |
539f890d L |
605 | /* like d_swap_mode, ignore vector length. */ |
606 | d_scalar_swap_mode, | |
539f890d L |
607 | /* like q_swap_mode, ignore vector length. */ |
608 | q_scalar_swap_mode, | |
609 | /* like vex_mode, ignore vector length. */ | |
610 | vex_scalar_mode, | |
825bd36c | 611 | /* Operand size depends on the VEX.W bit, ignore vector length. */ |
1c480963 | 612 | vex_scalar_w_dq_mode, |
539f890d | 613 | |
43234a1e L |
614 | /* Static rounding. */ |
615 | evex_rounding_mode, | |
70df6fc9 L |
616 | /* Static rounding, 64-bit mode only. */ |
617 | evex_rounding_64_mode, | |
43234a1e L |
618 | /* Supress all exceptions. */ |
619 | evex_sae_mode, | |
620 | ||
621 | /* Mask register operand. */ | |
622 | mask_mode, | |
1ba585e8 IT |
623 | /* Mask register operand. */ |
624 | mask_bd_mode, | |
43234a1e | 625 | |
3873ba12 L |
626 | es_reg, |
627 | cs_reg, | |
628 | ss_reg, | |
629 | ds_reg, | |
630 | fs_reg, | |
631 | gs_reg, | |
d55ee72f | 632 | |
3873ba12 L |
633 | eAX_reg, |
634 | eCX_reg, | |
635 | eDX_reg, | |
636 | eBX_reg, | |
637 | eSP_reg, | |
638 | eBP_reg, | |
639 | eSI_reg, | |
640 | eDI_reg, | |
d55ee72f | 641 | |
3873ba12 L |
642 | al_reg, |
643 | cl_reg, | |
644 | dl_reg, | |
645 | bl_reg, | |
646 | ah_reg, | |
647 | ch_reg, | |
648 | dh_reg, | |
649 | bh_reg, | |
d55ee72f | 650 | |
3873ba12 L |
651 | ax_reg, |
652 | cx_reg, | |
653 | dx_reg, | |
654 | bx_reg, | |
655 | sp_reg, | |
656 | bp_reg, | |
657 | si_reg, | |
658 | di_reg, | |
d55ee72f | 659 | |
3873ba12 L |
660 | rAX_reg, |
661 | rCX_reg, | |
662 | rDX_reg, | |
663 | rBX_reg, | |
664 | rSP_reg, | |
665 | rBP_reg, | |
666 | rSI_reg, | |
667 | rDI_reg, | |
d55ee72f | 668 | |
3873ba12 L |
669 | z_mode_ax_reg, |
670 | indir_dx_reg | |
51e7da1b | 671 | }; |
252b5132 | 672 | |
51e7da1b L |
673 | enum |
674 | { | |
675 | FLOATCODE = 1, | |
3873ba12 L |
676 | USE_REG_TABLE, |
677 | USE_MOD_TABLE, | |
678 | USE_RM_TABLE, | |
679 | USE_PREFIX_TABLE, | |
680 | USE_X86_64_TABLE, | |
681 | USE_3BYTE_TABLE, | |
f88c9eb0 | 682 | USE_XOP_8F_TABLE, |
3873ba12 L |
683 | USE_VEX_C4_TABLE, |
684 | USE_VEX_C5_TABLE, | |
9e30b8e0 | 685 | USE_VEX_LEN_TABLE, |
43234a1e | 686 | USE_VEX_W_TABLE, |
04e2a182 L |
687 | USE_EVEX_TABLE, |
688 | USE_EVEX_LEN_TABLE | |
51e7da1b | 689 | }; |
6439fc28 | 690 | |
bf890a93 | 691 | #define FLOAT NULL, { { NULL, FLOATCODE } }, 0 |
4efba78c | 692 | |
bf890a93 IT |
693 | #define DIS386(T, I) NULL, { { NULL, (T)}, { NULL, (I) } }, 0 |
694 | #define DIS386_PREFIX(T, I, P) NULL, { { NULL, (T)}, { NULL, (I) } }, P | |
1ceb70f8 L |
695 | #define REG_TABLE(I) DIS386 (USE_REG_TABLE, (I)) |
696 | #define MOD_TABLE(I) DIS386 (USE_MOD_TABLE, (I)) | |
697 | #define RM_TABLE(I) DIS386 (USE_RM_TABLE, (I)) | |
698 | #define PREFIX_TABLE(I) DIS386 (USE_PREFIX_TABLE, (I)) | |
4e7d34a6 L |
699 | #define X86_64_TABLE(I) DIS386 (USE_X86_64_TABLE, (I)) |
700 | #define THREE_BYTE_TABLE(I) DIS386 (USE_3BYTE_TABLE, (I)) | |
bf890a93 | 701 | #define THREE_BYTE_TABLE_PREFIX(I, P) DIS386_PREFIX (USE_3BYTE_TABLE, (I), P) |
f88c9eb0 | 702 | #define XOP_8F_TABLE(I) DIS386 (USE_XOP_8F_TABLE, (I)) |
c0f3af97 L |
703 | #define VEX_C4_TABLE(I) DIS386 (USE_VEX_C4_TABLE, (I)) |
704 | #define VEX_C5_TABLE(I) DIS386 (USE_VEX_C5_TABLE, (I)) | |
705 | #define VEX_LEN_TABLE(I) DIS386 (USE_VEX_LEN_TABLE, (I)) | |
9e30b8e0 | 706 | #define VEX_W_TABLE(I) DIS386 (USE_VEX_W_TABLE, (I)) |
43234a1e | 707 | #define EVEX_TABLE(I) DIS386 (USE_EVEX_TABLE, (I)) |
04e2a182 | 708 | #define EVEX_LEN_TABLE(I) DIS386 (USE_EVEX_LEN_TABLE, (I)) |
1ceb70f8 | 709 | |
51e7da1b L |
710 | enum |
711 | { | |
712 | REG_80 = 0, | |
3873ba12 | 713 | REG_81, |
7148c369 | 714 | REG_83, |
3873ba12 L |
715 | REG_8F, |
716 | REG_C0, | |
717 | REG_C1, | |
718 | REG_C6, | |
719 | REG_C7, | |
720 | REG_D0, | |
721 | REG_D1, | |
722 | REG_D2, | |
723 | REG_D3, | |
724 | REG_F6, | |
725 | REG_F7, | |
726 | REG_FE, | |
727 | REG_FF, | |
728 | REG_0F00, | |
729 | REG_0F01, | |
730 | REG_0F0D, | |
731 | REG_0F18, | |
f8687e93 JB |
732 | REG_0F1C_P_0_MOD_0, |
733 | REG_0F1E_P_1_MOD_3, | |
3873ba12 L |
734 | REG_0F71, |
735 | REG_0F72, | |
736 | REG_0F73, | |
737 | REG_0FA6, | |
738 | REG_0FA7, | |
739 | REG_0FAE, | |
740 | REG_0FBA, | |
741 | REG_0FC7, | |
592a252b L |
742 | REG_VEX_0F71, |
743 | REG_VEX_0F72, | |
744 | REG_VEX_0F73, | |
745 | REG_VEX_0FAE, | |
f12dc422 | 746 | REG_VEX_0F38F3, |
f88c9eb0 | 747 | REG_XOP_LWPCB, |
2a2a0f38 QN |
748 | REG_XOP_LWP, |
749 | REG_XOP_TBM_01, | |
43234a1e L |
750 | REG_XOP_TBM_02, |
751 | ||
1ba585e8 | 752 | REG_EVEX_0F71, |
43234a1e L |
753 | REG_EVEX_0F72, |
754 | REG_EVEX_0F73, | |
755 | REG_EVEX_0F38C6, | |
756 | REG_EVEX_0F38C7 | |
51e7da1b | 757 | }; |
1ceb70f8 | 758 | |
51e7da1b L |
759 | enum |
760 | { | |
761 | MOD_8D = 0, | |
42164a71 L |
762 | MOD_C6_REG_7, |
763 | MOD_C7_REG_7, | |
4a357820 MZ |
764 | MOD_FF_REG_3, |
765 | MOD_FF_REG_5, | |
3873ba12 L |
766 | MOD_0F01_REG_0, |
767 | MOD_0F01_REG_1, | |
768 | MOD_0F01_REG_2, | |
769 | MOD_0F01_REG_3, | |
8eab4136 | 770 | MOD_0F01_REG_5, |
3873ba12 L |
771 | MOD_0F01_REG_7, |
772 | MOD_0F12_PREFIX_0, | |
18897deb | 773 | MOD_0F12_PREFIX_2, |
3873ba12 L |
774 | MOD_0F13, |
775 | MOD_0F16_PREFIX_0, | |
18897deb | 776 | MOD_0F16_PREFIX_2, |
3873ba12 L |
777 | MOD_0F17, |
778 | MOD_0F18_REG_0, | |
779 | MOD_0F18_REG_1, | |
780 | MOD_0F18_REG_2, | |
781 | MOD_0F18_REG_3, | |
d7189fa5 RM |
782 | MOD_0F18_REG_4, |
783 | MOD_0F18_REG_5, | |
784 | MOD_0F18_REG_6, | |
785 | MOD_0F18_REG_7, | |
7e8b059b L |
786 | MOD_0F1A_PREFIX_0, |
787 | MOD_0F1B_PREFIX_0, | |
788 | MOD_0F1B_PREFIX_1, | |
c48935d7 | 789 | MOD_0F1C_PREFIX_0, |
603555e5 | 790 | MOD_0F1E_PREFIX_1, |
3873ba12 L |
791 | MOD_0F24, |
792 | MOD_0F26, | |
793 | MOD_0F2B_PREFIX_0, | |
794 | MOD_0F2B_PREFIX_1, | |
795 | MOD_0F2B_PREFIX_2, | |
796 | MOD_0F2B_PREFIX_3, | |
a5aaedb9 | 797 | MOD_0F50, |
3873ba12 L |
798 | MOD_0F71_REG_2, |
799 | MOD_0F71_REG_4, | |
800 | MOD_0F71_REG_6, | |
801 | MOD_0F72_REG_2, | |
802 | MOD_0F72_REG_4, | |
803 | MOD_0F72_REG_6, | |
804 | MOD_0F73_REG_2, | |
805 | MOD_0F73_REG_3, | |
806 | MOD_0F73_REG_6, | |
807 | MOD_0F73_REG_7, | |
808 | MOD_0FAE_REG_0, | |
809 | MOD_0FAE_REG_1, | |
810 | MOD_0FAE_REG_2, | |
811 | MOD_0FAE_REG_3, | |
812 | MOD_0FAE_REG_4, | |
813 | MOD_0FAE_REG_5, | |
814 | MOD_0FAE_REG_6, | |
815 | MOD_0FAE_REG_7, | |
816 | MOD_0FB2, | |
817 | MOD_0FB4, | |
818 | MOD_0FB5, | |
a8484f96 | 819 | MOD_0FC3, |
963f3586 IT |
820 | MOD_0FC7_REG_3, |
821 | MOD_0FC7_REG_4, | |
822 | MOD_0FC7_REG_5, | |
3873ba12 L |
823 | MOD_0FC7_REG_6, |
824 | MOD_0FC7_REG_7, | |
825 | MOD_0FD7, | |
826 | MOD_0FE7_PREFIX_2, | |
827 | MOD_0FF0_PREFIX_3, | |
828 | MOD_0F382A_PREFIX_2, | |
603555e5 L |
829 | MOD_0F38F5_PREFIX_2, |
830 | MOD_0F38F6_PREFIX_0, | |
5d79adc4 | 831 | MOD_0F38F8_PREFIX_1, |
c0a30a9f | 832 | MOD_0F38F8_PREFIX_2, |
5d79adc4 | 833 | MOD_0F38F8_PREFIX_3, |
c0a30a9f | 834 | MOD_0F38F9_PREFIX_0, |
3873ba12 L |
835 | MOD_62_32BIT, |
836 | MOD_C4_32BIT, | |
837 | MOD_C5_32BIT, | |
592a252b | 838 | MOD_VEX_0F12_PREFIX_0, |
18897deb | 839 | MOD_VEX_0F12_PREFIX_2, |
592a252b L |
840 | MOD_VEX_0F13, |
841 | MOD_VEX_0F16_PREFIX_0, | |
18897deb | 842 | MOD_VEX_0F16_PREFIX_2, |
592a252b L |
843 | MOD_VEX_0F17, |
844 | MOD_VEX_0F2B, | |
ab4e4ed5 AF |
845 | MOD_VEX_W_0_0F41_P_0_LEN_1, |
846 | MOD_VEX_W_1_0F41_P_0_LEN_1, | |
847 | MOD_VEX_W_0_0F41_P_2_LEN_1, | |
848 | MOD_VEX_W_1_0F41_P_2_LEN_1, | |
849 | MOD_VEX_W_0_0F42_P_0_LEN_1, | |
850 | MOD_VEX_W_1_0F42_P_0_LEN_1, | |
851 | MOD_VEX_W_0_0F42_P_2_LEN_1, | |
852 | MOD_VEX_W_1_0F42_P_2_LEN_1, | |
853 | MOD_VEX_W_0_0F44_P_0_LEN_1, | |
854 | MOD_VEX_W_1_0F44_P_0_LEN_1, | |
855 | MOD_VEX_W_0_0F44_P_2_LEN_1, | |
856 | MOD_VEX_W_1_0F44_P_2_LEN_1, | |
857 | MOD_VEX_W_0_0F45_P_0_LEN_1, | |
858 | MOD_VEX_W_1_0F45_P_0_LEN_1, | |
859 | MOD_VEX_W_0_0F45_P_2_LEN_1, | |
860 | MOD_VEX_W_1_0F45_P_2_LEN_1, | |
861 | MOD_VEX_W_0_0F46_P_0_LEN_1, | |
862 | MOD_VEX_W_1_0F46_P_0_LEN_1, | |
863 | MOD_VEX_W_0_0F46_P_2_LEN_1, | |
864 | MOD_VEX_W_1_0F46_P_2_LEN_1, | |
865 | MOD_VEX_W_0_0F47_P_0_LEN_1, | |
866 | MOD_VEX_W_1_0F47_P_0_LEN_1, | |
867 | MOD_VEX_W_0_0F47_P_2_LEN_1, | |
868 | MOD_VEX_W_1_0F47_P_2_LEN_1, | |
869 | MOD_VEX_W_0_0F4A_P_0_LEN_1, | |
870 | MOD_VEX_W_1_0F4A_P_0_LEN_1, | |
871 | MOD_VEX_W_0_0F4A_P_2_LEN_1, | |
872 | MOD_VEX_W_1_0F4A_P_2_LEN_1, | |
873 | MOD_VEX_W_0_0F4B_P_0_LEN_1, | |
874 | MOD_VEX_W_1_0F4B_P_0_LEN_1, | |
875 | MOD_VEX_W_0_0F4B_P_2_LEN_1, | |
592a252b L |
876 | MOD_VEX_0F50, |
877 | MOD_VEX_0F71_REG_2, | |
878 | MOD_VEX_0F71_REG_4, | |
879 | MOD_VEX_0F71_REG_6, | |
880 | MOD_VEX_0F72_REG_2, | |
881 | MOD_VEX_0F72_REG_4, | |
882 | MOD_VEX_0F72_REG_6, | |
883 | MOD_VEX_0F73_REG_2, | |
884 | MOD_VEX_0F73_REG_3, | |
885 | MOD_VEX_0F73_REG_6, | |
886 | MOD_VEX_0F73_REG_7, | |
ab4e4ed5 AF |
887 | MOD_VEX_W_0_0F91_P_0_LEN_0, |
888 | MOD_VEX_W_1_0F91_P_0_LEN_0, | |
889 | MOD_VEX_W_0_0F91_P_2_LEN_0, | |
890 | MOD_VEX_W_1_0F91_P_2_LEN_0, | |
891 | MOD_VEX_W_0_0F92_P_0_LEN_0, | |
892 | MOD_VEX_W_0_0F92_P_2_LEN_0, | |
58a211d2 | 893 | MOD_VEX_0F92_P_3_LEN_0, |
ab4e4ed5 AF |
894 | MOD_VEX_W_0_0F93_P_0_LEN_0, |
895 | MOD_VEX_W_0_0F93_P_2_LEN_0, | |
58a211d2 | 896 | MOD_VEX_0F93_P_3_LEN_0, |
ab4e4ed5 AF |
897 | MOD_VEX_W_0_0F98_P_0_LEN_0, |
898 | MOD_VEX_W_1_0F98_P_0_LEN_0, | |
899 | MOD_VEX_W_0_0F98_P_2_LEN_0, | |
900 | MOD_VEX_W_1_0F98_P_2_LEN_0, | |
901 | MOD_VEX_W_0_0F99_P_0_LEN_0, | |
902 | MOD_VEX_W_1_0F99_P_0_LEN_0, | |
903 | MOD_VEX_W_0_0F99_P_2_LEN_0, | |
904 | MOD_VEX_W_1_0F99_P_2_LEN_0, | |
592a252b L |
905 | MOD_VEX_0FAE_REG_2, |
906 | MOD_VEX_0FAE_REG_3, | |
907 | MOD_VEX_0FD7_PREFIX_2, | |
908 | MOD_VEX_0FE7_PREFIX_2, | |
909 | MOD_VEX_0FF0_PREFIX_3, | |
592a252b L |
910 | MOD_VEX_0F381A_PREFIX_2, |
911 | MOD_VEX_0F382A_PREFIX_2, | |
912 | MOD_VEX_0F382C_PREFIX_2, | |
913 | MOD_VEX_0F382D_PREFIX_2, | |
914 | MOD_VEX_0F382E_PREFIX_2, | |
6c30d220 L |
915 | MOD_VEX_0F382F_PREFIX_2, |
916 | MOD_VEX_0F385A_PREFIX_2, | |
917 | MOD_VEX_0F388C_PREFIX_2, | |
918 | MOD_VEX_0F388E_PREFIX_2, | |
ab4e4ed5 AF |
919 | MOD_VEX_W_0_0F3A30_P_2_LEN_0, |
920 | MOD_VEX_W_1_0F3A30_P_2_LEN_0, | |
921 | MOD_VEX_W_0_0F3A31_P_2_LEN_0, | |
922 | MOD_VEX_W_1_0F3A31_P_2_LEN_0, | |
923 | MOD_VEX_W_0_0F3A32_P_2_LEN_0, | |
924 | MOD_VEX_W_1_0F3A32_P_2_LEN_0, | |
925 | MOD_VEX_W_0_0F3A33_P_2_LEN_0, | |
926 | MOD_VEX_W_1_0F3A33_P_2_LEN_0, | |
43234a1e | 927 | |
43234a1e | 928 | MOD_EVEX_0F12_PREFIX_0, |
97e6786a JB |
929 | MOD_EVEX_0F12_PREFIX_2, |
930 | MOD_EVEX_0F13, | |
43234a1e | 931 | MOD_EVEX_0F16_PREFIX_0, |
97e6786a JB |
932 | MOD_EVEX_0F16_PREFIX_2, |
933 | MOD_EVEX_0F17, | |
934 | MOD_EVEX_0F2B, | |
43234a1e L |
935 | MOD_EVEX_0F38C6_REG_1, |
936 | MOD_EVEX_0F38C6_REG_2, | |
937 | MOD_EVEX_0F38C6_REG_5, | |
938 | MOD_EVEX_0F38C6_REG_6, | |
939 | MOD_EVEX_0F38C7_REG_1, | |
940 | MOD_EVEX_0F38C7_REG_2, | |
941 | MOD_EVEX_0F38C7_REG_5, | |
942 | MOD_EVEX_0F38C7_REG_6 | |
51e7da1b | 943 | }; |
1ceb70f8 | 944 | |
51e7da1b L |
945 | enum |
946 | { | |
42164a71 L |
947 | RM_C6_REG_7 = 0, |
948 | RM_C7_REG_7, | |
949 | RM_0F01_REG_0, | |
3873ba12 L |
950 | RM_0F01_REG_1, |
951 | RM_0F01_REG_2, | |
952 | RM_0F01_REG_3, | |
f8687e93 JB |
953 | RM_0F01_REG_5_MOD_3, |
954 | RM_0F01_REG_7_MOD_3, | |
955 | RM_0F1E_P_1_MOD_3_REG_7, | |
956 | RM_0FAE_REG_6_MOD_3_P_0, | |
957 | RM_0FAE_REG_7_MOD_3, | |
51e7da1b | 958 | }; |
1ceb70f8 | 959 | |
51e7da1b L |
960 | enum |
961 | { | |
962 | PREFIX_90 = 0, | |
a847e322 | 963 | PREFIX_0F01_REG_3_RM_1, |
f8687e93 JB |
964 | PREFIX_0F01_REG_5_MOD_0, |
965 | PREFIX_0F01_REG_5_MOD_3_RM_0, | |
bb651e8b | 966 | PREFIX_0F01_REG_5_MOD_3_RM_1, |
f8687e93 | 967 | PREFIX_0F01_REG_5_MOD_3_RM_2, |
267b8516 JB |
968 | PREFIX_0F01_REG_7_MOD_3_RM_2, |
969 | PREFIX_0F01_REG_7_MOD_3_RM_3, | |
3233d7d0 | 970 | PREFIX_0F09, |
3873ba12 L |
971 | PREFIX_0F10, |
972 | PREFIX_0F11, | |
973 | PREFIX_0F12, | |
974 | PREFIX_0F16, | |
7e8b059b L |
975 | PREFIX_0F1A, |
976 | PREFIX_0F1B, | |
c48935d7 | 977 | PREFIX_0F1C, |
603555e5 | 978 | PREFIX_0F1E, |
3873ba12 L |
979 | PREFIX_0F2A, |
980 | PREFIX_0F2B, | |
981 | PREFIX_0F2C, | |
982 | PREFIX_0F2D, | |
983 | PREFIX_0F2E, | |
984 | PREFIX_0F2F, | |
985 | PREFIX_0F51, | |
986 | PREFIX_0F52, | |
987 | PREFIX_0F53, | |
988 | PREFIX_0F58, | |
989 | PREFIX_0F59, | |
990 | PREFIX_0F5A, | |
991 | PREFIX_0F5B, | |
992 | PREFIX_0F5C, | |
993 | PREFIX_0F5D, | |
994 | PREFIX_0F5E, | |
995 | PREFIX_0F5F, | |
996 | PREFIX_0F60, | |
997 | PREFIX_0F61, | |
998 | PREFIX_0F62, | |
999 | PREFIX_0F6C, | |
1000 | PREFIX_0F6D, | |
1001 | PREFIX_0F6F, | |
1002 | PREFIX_0F70, | |
1003 | PREFIX_0F73_REG_3, | |
1004 | PREFIX_0F73_REG_7, | |
1005 | PREFIX_0F78, | |
1006 | PREFIX_0F79, | |
1007 | PREFIX_0F7C, | |
1008 | PREFIX_0F7D, | |
1009 | PREFIX_0F7E, | |
1010 | PREFIX_0F7F, | |
f8687e93 JB |
1011 | PREFIX_0FAE_REG_0_MOD_3, |
1012 | PREFIX_0FAE_REG_1_MOD_3, | |
1013 | PREFIX_0FAE_REG_2_MOD_3, | |
1014 | PREFIX_0FAE_REG_3_MOD_3, | |
1015 | PREFIX_0FAE_REG_4_MOD_0, | |
1016 | PREFIX_0FAE_REG_4_MOD_3, | |
1017 | PREFIX_0FAE_REG_5_MOD_0, | |
1018 | PREFIX_0FAE_REG_5_MOD_3, | |
1019 | PREFIX_0FAE_REG_6_MOD_0, | |
1020 | PREFIX_0FAE_REG_6_MOD_3, | |
1021 | PREFIX_0FAE_REG_7_MOD_0, | |
3873ba12 | 1022 | PREFIX_0FB8, |
f12dc422 | 1023 | PREFIX_0FBC, |
3873ba12 L |
1024 | PREFIX_0FBD, |
1025 | PREFIX_0FC2, | |
f8687e93 JB |
1026 | PREFIX_0FC3_MOD_0, |
1027 | PREFIX_0FC7_REG_6_MOD_0, | |
1028 | PREFIX_0FC7_REG_6_MOD_3, | |
1029 | PREFIX_0FC7_REG_7_MOD_3, | |
3873ba12 L |
1030 | PREFIX_0FD0, |
1031 | PREFIX_0FD6, | |
1032 | PREFIX_0FE6, | |
1033 | PREFIX_0FE7, | |
1034 | PREFIX_0FF0, | |
1035 | PREFIX_0FF7, | |
1036 | PREFIX_0F3810, | |
1037 | PREFIX_0F3814, | |
1038 | PREFIX_0F3815, | |
1039 | PREFIX_0F3817, | |
1040 | PREFIX_0F3820, | |
1041 | PREFIX_0F3821, | |
1042 | PREFIX_0F3822, | |
1043 | PREFIX_0F3823, | |
1044 | PREFIX_0F3824, | |
1045 | PREFIX_0F3825, | |
1046 | PREFIX_0F3828, | |
1047 | PREFIX_0F3829, | |
1048 | PREFIX_0F382A, | |
1049 | PREFIX_0F382B, | |
1050 | PREFIX_0F3830, | |
1051 | PREFIX_0F3831, | |
1052 | PREFIX_0F3832, | |
1053 | PREFIX_0F3833, | |
1054 | PREFIX_0F3834, | |
1055 | PREFIX_0F3835, | |
1056 | PREFIX_0F3837, | |
1057 | PREFIX_0F3838, | |
1058 | PREFIX_0F3839, | |
1059 | PREFIX_0F383A, | |
1060 | PREFIX_0F383B, | |
1061 | PREFIX_0F383C, | |
1062 | PREFIX_0F383D, | |
1063 | PREFIX_0F383E, | |
1064 | PREFIX_0F383F, | |
1065 | PREFIX_0F3840, | |
1066 | PREFIX_0F3841, | |
1067 | PREFIX_0F3880, | |
1068 | PREFIX_0F3881, | |
6c30d220 | 1069 | PREFIX_0F3882, |
a0046408 L |
1070 | PREFIX_0F38C8, |
1071 | PREFIX_0F38C9, | |
1072 | PREFIX_0F38CA, | |
1073 | PREFIX_0F38CB, | |
1074 | PREFIX_0F38CC, | |
1075 | PREFIX_0F38CD, | |
48521003 | 1076 | PREFIX_0F38CF, |
3873ba12 L |
1077 | PREFIX_0F38DB, |
1078 | PREFIX_0F38DC, | |
1079 | PREFIX_0F38DD, | |
1080 | PREFIX_0F38DE, | |
1081 | PREFIX_0F38DF, | |
1082 | PREFIX_0F38F0, | |
1083 | PREFIX_0F38F1, | |
603555e5 | 1084 | PREFIX_0F38F5, |
e2e1fcde | 1085 | PREFIX_0F38F6, |
c0a30a9f L |
1086 | PREFIX_0F38F8, |
1087 | PREFIX_0F38F9, | |
3873ba12 L |
1088 | PREFIX_0F3A08, |
1089 | PREFIX_0F3A09, | |
1090 | PREFIX_0F3A0A, | |
1091 | PREFIX_0F3A0B, | |
1092 | PREFIX_0F3A0C, | |
1093 | PREFIX_0F3A0D, | |
1094 | PREFIX_0F3A0E, | |
1095 | PREFIX_0F3A14, | |
1096 | PREFIX_0F3A15, | |
1097 | PREFIX_0F3A16, | |
1098 | PREFIX_0F3A17, | |
1099 | PREFIX_0F3A20, | |
1100 | PREFIX_0F3A21, | |
1101 | PREFIX_0F3A22, | |
1102 | PREFIX_0F3A40, | |
1103 | PREFIX_0F3A41, | |
1104 | PREFIX_0F3A42, | |
1105 | PREFIX_0F3A44, | |
1106 | PREFIX_0F3A60, | |
1107 | PREFIX_0F3A61, | |
1108 | PREFIX_0F3A62, | |
1109 | PREFIX_0F3A63, | |
a0046408 | 1110 | PREFIX_0F3ACC, |
48521003 IT |
1111 | PREFIX_0F3ACE, |
1112 | PREFIX_0F3ACF, | |
3873ba12 | 1113 | PREFIX_0F3ADF, |
592a252b L |
1114 | PREFIX_VEX_0F10, |
1115 | PREFIX_VEX_0F11, | |
1116 | PREFIX_VEX_0F12, | |
1117 | PREFIX_VEX_0F16, | |
1118 | PREFIX_VEX_0F2A, | |
1119 | PREFIX_VEX_0F2C, | |
1120 | PREFIX_VEX_0F2D, | |
1121 | PREFIX_VEX_0F2E, | |
1122 | PREFIX_VEX_0F2F, | |
43234a1e L |
1123 | PREFIX_VEX_0F41, |
1124 | PREFIX_VEX_0F42, | |
1125 | PREFIX_VEX_0F44, | |
1126 | PREFIX_VEX_0F45, | |
1127 | PREFIX_VEX_0F46, | |
1128 | PREFIX_VEX_0F47, | |
1ba585e8 | 1129 | PREFIX_VEX_0F4A, |
43234a1e | 1130 | PREFIX_VEX_0F4B, |
592a252b L |
1131 | PREFIX_VEX_0F51, |
1132 | PREFIX_VEX_0F52, | |
1133 | PREFIX_VEX_0F53, | |
1134 | PREFIX_VEX_0F58, | |
1135 | PREFIX_VEX_0F59, | |
1136 | PREFIX_VEX_0F5A, | |
1137 | PREFIX_VEX_0F5B, | |
1138 | PREFIX_VEX_0F5C, | |
1139 | PREFIX_VEX_0F5D, | |
1140 | PREFIX_VEX_0F5E, | |
1141 | PREFIX_VEX_0F5F, | |
1142 | PREFIX_VEX_0F60, | |
1143 | PREFIX_VEX_0F61, | |
1144 | PREFIX_VEX_0F62, | |
1145 | PREFIX_VEX_0F63, | |
1146 | PREFIX_VEX_0F64, | |
1147 | PREFIX_VEX_0F65, | |
1148 | PREFIX_VEX_0F66, | |
1149 | PREFIX_VEX_0F67, | |
1150 | PREFIX_VEX_0F68, | |
1151 | PREFIX_VEX_0F69, | |
1152 | PREFIX_VEX_0F6A, | |
1153 | PREFIX_VEX_0F6B, | |
1154 | PREFIX_VEX_0F6C, | |
1155 | PREFIX_VEX_0F6D, | |
1156 | PREFIX_VEX_0F6E, | |
1157 | PREFIX_VEX_0F6F, | |
1158 | PREFIX_VEX_0F70, | |
1159 | PREFIX_VEX_0F71_REG_2, | |
1160 | PREFIX_VEX_0F71_REG_4, | |
1161 | PREFIX_VEX_0F71_REG_6, | |
1162 | PREFIX_VEX_0F72_REG_2, | |
1163 | PREFIX_VEX_0F72_REG_4, | |
1164 | PREFIX_VEX_0F72_REG_6, | |
1165 | PREFIX_VEX_0F73_REG_2, | |
1166 | PREFIX_VEX_0F73_REG_3, | |
1167 | PREFIX_VEX_0F73_REG_6, | |
1168 | PREFIX_VEX_0F73_REG_7, | |
1169 | PREFIX_VEX_0F74, | |
1170 | PREFIX_VEX_0F75, | |
1171 | PREFIX_VEX_0F76, | |
1172 | PREFIX_VEX_0F77, | |
1173 | PREFIX_VEX_0F7C, | |
1174 | PREFIX_VEX_0F7D, | |
1175 | PREFIX_VEX_0F7E, | |
1176 | PREFIX_VEX_0F7F, | |
43234a1e L |
1177 | PREFIX_VEX_0F90, |
1178 | PREFIX_VEX_0F91, | |
1179 | PREFIX_VEX_0F92, | |
1180 | PREFIX_VEX_0F93, | |
1181 | PREFIX_VEX_0F98, | |
1ba585e8 | 1182 | PREFIX_VEX_0F99, |
592a252b L |
1183 | PREFIX_VEX_0FC2, |
1184 | PREFIX_VEX_0FC4, | |
1185 | PREFIX_VEX_0FC5, | |
1186 | PREFIX_VEX_0FD0, | |
1187 | PREFIX_VEX_0FD1, | |
1188 | PREFIX_VEX_0FD2, | |
1189 | PREFIX_VEX_0FD3, | |
1190 | PREFIX_VEX_0FD4, | |
1191 | PREFIX_VEX_0FD5, | |
1192 | PREFIX_VEX_0FD6, | |
1193 | PREFIX_VEX_0FD7, | |
1194 | PREFIX_VEX_0FD8, | |
1195 | PREFIX_VEX_0FD9, | |
1196 | PREFIX_VEX_0FDA, | |
1197 | PREFIX_VEX_0FDB, | |
1198 | PREFIX_VEX_0FDC, | |
1199 | PREFIX_VEX_0FDD, | |
1200 | PREFIX_VEX_0FDE, | |
1201 | PREFIX_VEX_0FDF, | |
1202 | PREFIX_VEX_0FE0, | |
1203 | PREFIX_VEX_0FE1, | |
1204 | PREFIX_VEX_0FE2, | |
1205 | PREFIX_VEX_0FE3, | |
1206 | PREFIX_VEX_0FE4, | |
1207 | PREFIX_VEX_0FE5, | |
1208 | PREFIX_VEX_0FE6, | |
1209 | PREFIX_VEX_0FE7, | |
1210 | PREFIX_VEX_0FE8, | |
1211 | PREFIX_VEX_0FE9, | |
1212 | PREFIX_VEX_0FEA, | |
1213 | PREFIX_VEX_0FEB, | |
1214 | PREFIX_VEX_0FEC, | |
1215 | PREFIX_VEX_0FED, | |
1216 | PREFIX_VEX_0FEE, | |
1217 | PREFIX_VEX_0FEF, | |
1218 | PREFIX_VEX_0FF0, | |
1219 | PREFIX_VEX_0FF1, | |
1220 | PREFIX_VEX_0FF2, | |
1221 | PREFIX_VEX_0FF3, | |
1222 | PREFIX_VEX_0FF4, | |
1223 | PREFIX_VEX_0FF5, | |
1224 | PREFIX_VEX_0FF6, | |
1225 | PREFIX_VEX_0FF7, | |
1226 | PREFIX_VEX_0FF8, | |
1227 | PREFIX_VEX_0FF9, | |
1228 | PREFIX_VEX_0FFA, | |
1229 | PREFIX_VEX_0FFB, | |
1230 | PREFIX_VEX_0FFC, | |
1231 | PREFIX_VEX_0FFD, | |
1232 | PREFIX_VEX_0FFE, | |
1233 | PREFIX_VEX_0F3800, | |
1234 | PREFIX_VEX_0F3801, | |
1235 | PREFIX_VEX_0F3802, | |
1236 | PREFIX_VEX_0F3803, | |
1237 | PREFIX_VEX_0F3804, | |
1238 | PREFIX_VEX_0F3805, | |
1239 | PREFIX_VEX_0F3806, | |
1240 | PREFIX_VEX_0F3807, | |
1241 | PREFIX_VEX_0F3808, | |
1242 | PREFIX_VEX_0F3809, | |
1243 | PREFIX_VEX_0F380A, | |
1244 | PREFIX_VEX_0F380B, | |
1245 | PREFIX_VEX_0F380C, | |
1246 | PREFIX_VEX_0F380D, | |
1247 | PREFIX_VEX_0F380E, | |
1248 | PREFIX_VEX_0F380F, | |
1249 | PREFIX_VEX_0F3813, | |
6c30d220 | 1250 | PREFIX_VEX_0F3816, |
592a252b L |
1251 | PREFIX_VEX_0F3817, |
1252 | PREFIX_VEX_0F3818, | |
1253 | PREFIX_VEX_0F3819, | |
1254 | PREFIX_VEX_0F381A, | |
1255 | PREFIX_VEX_0F381C, | |
1256 | PREFIX_VEX_0F381D, | |
1257 | PREFIX_VEX_0F381E, | |
1258 | PREFIX_VEX_0F3820, | |
1259 | PREFIX_VEX_0F3821, | |
1260 | PREFIX_VEX_0F3822, | |
1261 | PREFIX_VEX_0F3823, | |
1262 | PREFIX_VEX_0F3824, | |
1263 | PREFIX_VEX_0F3825, | |
1264 | PREFIX_VEX_0F3828, | |
1265 | PREFIX_VEX_0F3829, | |
1266 | PREFIX_VEX_0F382A, | |
1267 | PREFIX_VEX_0F382B, | |
1268 | PREFIX_VEX_0F382C, | |
1269 | PREFIX_VEX_0F382D, | |
1270 | PREFIX_VEX_0F382E, | |
1271 | PREFIX_VEX_0F382F, | |
1272 | PREFIX_VEX_0F3830, | |
1273 | PREFIX_VEX_0F3831, | |
1274 | PREFIX_VEX_0F3832, | |
1275 | PREFIX_VEX_0F3833, | |
1276 | PREFIX_VEX_0F3834, | |
1277 | PREFIX_VEX_0F3835, | |
6c30d220 | 1278 | PREFIX_VEX_0F3836, |
592a252b L |
1279 | PREFIX_VEX_0F3837, |
1280 | PREFIX_VEX_0F3838, | |
1281 | PREFIX_VEX_0F3839, | |
1282 | PREFIX_VEX_0F383A, | |
1283 | PREFIX_VEX_0F383B, | |
1284 | PREFIX_VEX_0F383C, | |
1285 | PREFIX_VEX_0F383D, | |
1286 | PREFIX_VEX_0F383E, | |
1287 | PREFIX_VEX_0F383F, | |
1288 | PREFIX_VEX_0F3840, | |
1289 | PREFIX_VEX_0F3841, | |
6c30d220 L |
1290 | PREFIX_VEX_0F3845, |
1291 | PREFIX_VEX_0F3846, | |
1292 | PREFIX_VEX_0F3847, | |
1293 | PREFIX_VEX_0F3858, | |
1294 | PREFIX_VEX_0F3859, | |
1295 | PREFIX_VEX_0F385A, | |
1296 | PREFIX_VEX_0F3878, | |
1297 | PREFIX_VEX_0F3879, | |
1298 | PREFIX_VEX_0F388C, | |
1299 | PREFIX_VEX_0F388E, | |
1300 | PREFIX_VEX_0F3890, | |
1301 | PREFIX_VEX_0F3891, | |
1302 | PREFIX_VEX_0F3892, | |
1303 | PREFIX_VEX_0F3893, | |
592a252b L |
1304 | PREFIX_VEX_0F3896, |
1305 | PREFIX_VEX_0F3897, | |
1306 | PREFIX_VEX_0F3898, | |
1307 | PREFIX_VEX_0F3899, | |
1308 | PREFIX_VEX_0F389A, | |
1309 | PREFIX_VEX_0F389B, | |
1310 | PREFIX_VEX_0F389C, | |
1311 | PREFIX_VEX_0F389D, | |
1312 | PREFIX_VEX_0F389E, | |
1313 | PREFIX_VEX_0F389F, | |
1314 | PREFIX_VEX_0F38A6, | |
1315 | PREFIX_VEX_0F38A7, | |
1316 | PREFIX_VEX_0F38A8, | |
1317 | PREFIX_VEX_0F38A9, | |
1318 | PREFIX_VEX_0F38AA, | |
1319 | PREFIX_VEX_0F38AB, | |
1320 | PREFIX_VEX_0F38AC, | |
1321 | PREFIX_VEX_0F38AD, | |
1322 | PREFIX_VEX_0F38AE, | |
1323 | PREFIX_VEX_0F38AF, | |
1324 | PREFIX_VEX_0F38B6, | |
1325 | PREFIX_VEX_0F38B7, | |
1326 | PREFIX_VEX_0F38B8, | |
1327 | PREFIX_VEX_0F38B9, | |
1328 | PREFIX_VEX_0F38BA, | |
1329 | PREFIX_VEX_0F38BB, | |
1330 | PREFIX_VEX_0F38BC, | |
1331 | PREFIX_VEX_0F38BD, | |
1332 | PREFIX_VEX_0F38BE, | |
1333 | PREFIX_VEX_0F38BF, | |
48521003 | 1334 | PREFIX_VEX_0F38CF, |
592a252b L |
1335 | PREFIX_VEX_0F38DB, |
1336 | PREFIX_VEX_0F38DC, | |
1337 | PREFIX_VEX_0F38DD, | |
1338 | PREFIX_VEX_0F38DE, | |
1339 | PREFIX_VEX_0F38DF, | |
f12dc422 L |
1340 | PREFIX_VEX_0F38F2, |
1341 | PREFIX_VEX_0F38F3_REG_1, | |
1342 | PREFIX_VEX_0F38F3_REG_2, | |
1343 | PREFIX_VEX_0F38F3_REG_3, | |
6c30d220 L |
1344 | PREFIX_VEX_0F38F5, |
1345 | PREFIX_VEX_0F38F6, | |
f12dc422 | 1346 | PREFIX_VEX_0F38F7, |
6c30d220 L |
1347 | PREFIX_VEX_0F3A00, |
1348 | PREFIX_VEX_0F3A01, | |
1349 | PREFIX_VEX_0F3A02, | |
592a252b L |
1350 | PREFIX_VEX_0F3A04, |
1351 | PREFIX_VEX_0F3A05, | |
1352 | PREFIX_VEX_0F3A06, | |
1353 | PREFIX_VEX_0F3A08, | |
1354 | PREFIX_VEX_0F3A09, | |
1355 | PREFIX_VEX_0F3A0A, | |
1356 | PREFIX_VEX_0F3A0B, | |
1357 | PREFIX_VEX_0F3A0C, | |
1358 | PREFIX_VEX_0F3A0D, | |
1359 | PREFIX_VEX_0F3A0E, | |
1360 | PREFIX_VEX_0F3A0F, | |
1361 | PREFIX_VEX_0F3A14, | |
1362 | PREFIX_VEX_0F3A15, | |
1363 | PREFIX_VEX_0F3A16, | |
1364 | PREFIX_VEX_0F3A17, | |
1365 | PREFIX_VEX_0F3A18, | |
1366 | PREFIX_VEX_0F3A19, | |
1367 | PREFIX_VEX_0F3A1D, | |
1368 | PREFIX_VEX_0F3A20, | |
1369 | PREFIX_VEX_0F3A21, | |
1370 | PREFIX_VEX_0F3A22, | |
43234a1e | 1371 | PREFIX_VEX_0F3A30, |
1ba585e8 | 1372 | PREFIX_VEX_0F3A31, |
43234a1e | 1373 | PREFIX_VEX_0F3A32, |
1ba585e8 | 1374 | PREFIX_VEX_0F3A33, |
6c30d220 L |
1375 | PREFIX_VEX_0F3A38, |
1376 | PREFIX_VEX_0F3A39, | |
592a252b L |
1377 | PREFIX_VEX_0F3A40, |
1378 | PREFIX_VEX_0F3A41, | |
1379 | PREFIX_VEX_0F3A42, | |
1380 | PREFIX_VEX_0F3A44, | |
6c30d220 | 1381 | PREFIX_VEX_0F3A46, |
592a252b L |
1382 | PREFIX_VEX_0F3A48, |
1383 | PREFIX_VEX_0F3A49, | |
1384 | PREFIX_VEX_0F3A4A, | |
1385 | PREFIX_VEX_0F3A4B, | |
1386 | PREFIX_VEX_0F3A4C, | |
1387 | PREFIX_VEX_0F3A5C, | |
1388 | PREFIX_VEX_0F3A5D, | |
1389 | PREFIX_VEX_0F3A5E, | |
1390 | PREFIX_VEX_0F3A5F, | |
1391 | PREFIX_VEX_0F3A60, | |
1392 | PREFIX_VEX_0F3A61, | |
1393 | PREFIX_VEX_0F3A62, | |
1394 | PREFIX_VEX_0F3A63, | |
1395 | PREFIX_VEX_0F3A68, | |
1396 | PREFIX_VEX_0F3A69, | |
1397 | PREFIX_VEX_0F3A6A, | |
1398 | PREFIX_VEX_0F3A6B, | |
1399 | PREFIX_VEX_0F3A6C, | |
1400 | PREFIX_VEX_0F3A6D, | |
1401 | PREFIX_VEX_0F3A6E, | |
1402 | PREFIX_VEX_0F3A6F, | |
1403 | PREFIX_VEX_0F3A78, | |
1404 | PREFIX_VEX_0F3A79, | |
1405 | PREFIX_VEX_0F3A7A, | |
1406 | PREFIX_VEX_0F3A7B, | |
1407 | PREFIX_VEX_0F3A7C, | |
1408 | PREFIX_VEX_0F3A7D, | |
1409 | PREFIX_VEX_0F3A7E, | |
1410 | PREFIX_VEX_0F3A7F, | |
48521003 IT |
1411 | PREFIX_VEX_0F3ACE, |
1412 | PREFIX_VEX_0F3ACF, | |
6c30d220 | 1413 | PREFIX_VEX_0F3ADF, |
43234a1e L |
1414 | PREFIX_VEX_0F3AF0, |
1415 | ||
1416 | PREFIX_EVEX_0F10, | |
1417 | PREFIX_EVEX_0F11, | |
1418 | PREFIX_EVEX_0F12, | |
43234a1e | 1419 | PREFIX_EVEX_0F16, |
43234a1e | 1420 | PREFIX_EVEX_0F2A, |
43234a1e L |
1421 | PREFIX_EVEX_0F2C, |
1422 | PREFIX_EVEX_0F2D, | |
1423 | PREFIX_EVEX_0F2E, | |
1424 | PREFIX_EVEX_0F2F, | |
1425 | PREFIX_EVEX_0F51, | |
1426 | PREFIX_EVEX_0F58, | |
1427 | PREFIX_EVEX_0F59, | |
1428 | PREFIX_EVEX_0F5A, | |
1429 | PREFIX_EVEX_0F5B, | |
1430 | PREFIX_EVEX_0F5C, | |
1431 | PREFIX_EVEX_0F5D, | |
1432 | PREFIX_EVEX_0F5E, | |
1433 | PREFIX_EVEX_0F5F, | |
1ba585e8 IT |
1434 | PREFIX_EVEX_0F60, |
1435 | PREFIX_EVEX_0F61, | |
43234a1e | 1436 | PREFIX_EVEX_0F62, |
1ba585e8 IT |
1437 | PREFIX_EVEX_0F63, |
1438 | PREFIX_EVEX_0F64, | |
1439 | PREFIX_EVEX_0F65, | |
43234a1e | 1440 | PREFIX_EVEX_0F66, |
1ba585e8 IT |
1441 | PREFIX_EVEX_0F67, |
1442 | PREFIX_EVEX_0F68, | |
1443 | PREFIX_EVEX_0F69, | |
43234a1e | 1444 | PREFIX_EVEX_0F6A, |
1ba585e8 | 1445 | PREFIX_EVEX_0F6B, |
43234a1e L |
1446 | PREFIX_EVEX_0F6C, |
1447 | PREFIX_EVEX_0F6D, | |
1448 | PREFIX_EVEX_0F6E, | |
1449 | PREFIX_EVEX_0F6F, | |
1450 | PREFIX_EVEX_0F70, | |
1ba585e8 IT |
1451 | PREFIX_EVEX_0F71_REG_2, |
1452 | PREFIX_EVEX_0F71_REG_4, | |
1453 | PREFIX_EVEX_0F71_REG_6, | |
43234a1e L |
1454 | PREFIX_EVEX_0F72_REG_0, |
1455 | PREFIX_EVEX_0F72_REG_1, | |
1456 | PREFIX_EVEX_0F72_REG_2, | |
1457 | PREFIX_EVEX_0F72_REG_4, | |
1458 | PREFIX_EVEX_0F72_REG_6, | |
1459 | PREFIX_EVEX_0F73_REG_2, | |
1ba585e8 | 1460 | PREFIX_EVEX_0F73_REG_3, |
43234a1e | 1461 | PREFIX_EVEX_0F73_REG_6, |
1ba585e8 IT |
1462 | PREFIX_EVEX_0F73_REG_7, |
1463 | PREFIX_EVEX_0F74, | |
1464 | PREFIX_EVEX_0F75, | |
43234a1e L |
1465 | PREFIX_EVEX_0F76, |
1466 | PREFIX_EVEX_0F78, | |
1467 | PREFIX_EVEX_0F79, | |
1468 | PREFIX_EVEX_0F7A, | |
1469 | PREFIX_EVEX_0F7B, | |
1470 | PREFIX_EVEX_0F7E, | |
1471 | PREFIX_EVEX_0F7F, | |
1472 | PREFIX_EVEX_0FC2, | |
1ba585e8 IT |
1473 | PREFIX_EVEX_0FC4, |
1474 | PREFIX_EVEX_0FC5, | |
1ba585e8 | 1475 | PREFIX_EVEX_0FD1, |
43234a1e L |
1476 | PREFIX_EVEX_0FD2, |
1477 | PREFIX_EVEX_0FD3, | |
1478 | PREFIX_EVEX_0FD4, | |
1ba585e8 | 1479 | PREFIX_EVEX_0FD5, |
43234a1e | 1480 | PREFIX_EVEX_0FD6, |
1ba585e8 IT |
1481 | PREFIX_EVEX_0FD8, |
1482 | PREFIX_EVEX_0FD9, | |
1483 | PREFIX_EVEX_0FDA, | |
43234a1e | 1484 | PREFIX_EVEX_0FDB, |
1ba585e8 IT |
1485 | PREFIX_EVEX_0FDC, |
1486 | PREFIX_EVEX_0FDD, | |
1487 | PREFIX_EVEX_0FDE, | |
43234a1e | 1488 | PREFIX_EVEX_0FDF, |
1ba585e8 IT |
1489 | PREFIX_EVEX_0FE0, |
1490 | PREFIX_EVEX_0FE1, | |
43234a1e | 1491 | PREFIX_EVEX_0FE2, |
1ba585e8 IT |
1492 | PREFIX_EVEX_0FE3, |
1493 | PREFIX_EVEX_0FE4, | |
1494 | PREFIX_EVEX_0FE5, | |
43234a1e L |
1495 | PREFIX_EVEX_0FE6, |
1496 | PREFIX_EVEX_0FE7, | |
1ba585e8 IT |
1497 | PREFIX_EVEX_0FE8, |
1498 | PREFIX_EVEX_0FE9, | |
1499 | PREFIX_EVEX_0FEA, | |
43234a1e | 1500 | PREFIX_EVEX_0FEB, |
1ba585e8 IT |
1501 | PREFIX_EVEX_0FEC, |
1502 | PREFIX_EVEX_0FED, | |
1503 | PREFIX_EVEX_0FEE, | |
43234a1e | 1504 | PREFIX_EVEX_0FEF, |
1ba585e8 | 1505 | PREFIX_EVEX_0FF1, |
43234a1e L |
1506 | PREFIX_EVEX_0FF2, |
1507 | PREFIX_EVEX_0FF3, | |
1508 | PREFIX_EVEX_0FF4, | |
1ba585e8 IT |
1509 | PREFIX_EVEX_0FF5, |
1510 | PREFIX_EVEX_0FF6, | |
1511 | PREFIX_EVEX_0FF8, | |
1512 | PREFIX_EVEX_0FF9, | |
43234a1e L |
1513 | PREFIX_EVEX_0FFA, |
1514 | PREFIX_EVEX_0FFB, | |
1ba585e8 IT |
1515 | PREFIX_EVEX_0FFC, |
1516 | PREFIX_EVEX_0FFD, | |
43234a1e | 1517 | PREFIX_EVEX_0FFE, |
1ba585e8 IT |
1518 | PREFIX_EVEX_0F3800, |
1519 | PREFIX_EVEX_0F3804, | |
1520 | PREFIX_EVEX_0F380B, | |
43234a1e L |
1521 | PREFIX_EVEX_0F380C, |
1522 | PREFIX_EVEX_0F380D, | |
1ba585e8 | 1523 | PREFIX_EVEX_0F3810, |
43234a1e L |
1524 | PREFIX_EVEX_0F3811, |
1525 | PREFIX_EVEX_0F3812, | |
1526 | PREFIX_EVEX_0F3813, | |
1527 | PREFIX_EVEX_0F3814, | |
1528 | PREFIX_EVEX_0F3815, | |
1529 | PREFIX_EVEX_0F3816, | |
1530 | PREFIX_EVEX_0F3818, | |
1531 | PREFIX_EVEX_0F3819, | |
1532 | PREFIX_EVEX_0F381A, | |
1533 | PREFIX_EVEX_0F381B, | |
1ba585e8 IT |
1534 | PREFIX_EVEX_0F381C, |
1535 | PREFIX_EVEX_0F381D, | |
43234a1e L |
1536 | PREFIX_EVEX_0F381E, |
1537 | PREFIX_EVEX_0F381F, | |
1ba585e8 | 1538 | PREFIX_EVEX_0F3820, |
43234a1e L |
1539 | PREFIX_EVEX_0F3821, |
1540 | PREFIX_EVEX_0F3822, | |
1541 | PREFIX_EVEX_0F3823, | |
1542 | PREFIX_EVEX_0F3824, | |
1543 | PREFIX_EVEX_0F3825, | |
1ba585e8 | 1544 | PREFIX_EVEX_0F3826, |
43234a1e L |
1545 | PREFIX_EVEX_0F3827, |
1546 | PREFIX_EVEX_0F3828, | |
1547 | PREFIX_EVEX_0F3829, | |
1548 | PREFIX_EVEX_0F382A, | |
1ba585e8 | 1549 | PREFIX_EVEX_0F382B, |
43234a1e L |
1550 | PREFIX_EVEX_0F382C, |
1551 | PREFIX_EVEX_0F382D, | |
1ba585e8 | 1552 | PREFIX_EVEX_0F3830, |
43234a1e L |
1553 | PREFIX_EVEX_0F3831, |
1554 | PREFIX_EVEX_0F3832, | |
1555 | PREFIX_EVEX_0F3833, | |
1556 | PREFIX_EVEX_0F3834, | |
1557 | PREFIX_EVEX_0F3835, | |
1558 | PREFIX_EVEX_0F3836, | |
1559 | PREFIX_EVEX_0F3837, | |
1ba585e8 | 1560 | PREFIX_EVEX_0F3838, |
43234a1e L |
1561 | PREFIX_EVEX_0F3839, |
1562 | PREFIX_EVEX_0F383A, | |
1563 | PREFIX_EVEX_0F383B, | |
1ba585e8 | 1564 | PREFIX_EVEX_0F383C, |
43234a1e | 1565 | PREFIX_EVEX_0F383D, |
1ba585e8 | 1566 | PREFIX_EVEX_0F383E, |
43234a1e L |
1567 | PREFIX_EVEX_0F383F, |
1568 | PREFIX_EVEX_0F3840, | |
1569 | PREFIX_EVEX_0F3842, | |
1570 | PREFIX_EVEX_0F3843, | |
1571 | PREFIX_EVEX_0F3844, | |
1572 | PREFIX_EVEX_0F3845, | |
1573 | PREFIX_EVEX_0F3846, | |
1574 | PREFIX_EVEX_0F3847, | |
1575 | PREFIX_EVEX_0F384C, | |
1576 | PREFIX_EVEX_0F384D, | |
1577 | PREFIX_EVEX_0F384E, | |
1578 | PREFIX_EVEX_0F384F, | |
8cfcb765 IT |
1579 | PREFIX_EVEX_0F3850, |
1580 | PREFIX_EVEX_0F3851, | |
47acf0bd IT |
1581 | PREFIX_EVEX_0F3852, |
1582 | PREFIX_EVEX_0F3853, | |
ee6872be | 1583 | PREFIX_EVEX_0F3854, |
620214f7 | 1584 | PREFIX_EVEX_0F3855, |
43234a1e L |
1585 | PREFIX_EVEX_0F3858, |
1586 | PREFIX_EVEX_0F3859, | |
1587 | PREFIX_EVEX_0F385A, | |
1588 | PREFIX_EVEX_0F385B, | |
53467f57 IT |
1589 | PREFIX_EVEX_0F3862, |
1590 | PREFIX_EVEX_0F3863, | |
43234a1e L |
1591 | PREFIX_EVEX_0F3864, |
1592 | PREFIX_EVEX_0F3865, | |
1ba585e8 | 1593 | PREFIX_EVEX_0F3866, |
9186c494 | 1594 | PREFIX_EVEX_0F3868, |
53467f57 IT |
1595 | PREFIX_EVEX_0F3870, |
1596 | PREFIX_EVEX_0F3871, | |
1597 | PREFIX_EVEX_0F3872, | |
1598 | PREFIX_EVEX_0F3873, | |
1ba585e8 | 1599 | PREFIX_EVEX_0F3875, |
43234a1e L |
1600 | PREFIX_EVEX_0F3876, |
1601 | PREFIX_EVEX_0F3877, | |
1ba585e8 IT |
1602 | PREFIX_EVEX_0F3878, |
1603 | PREFIX_EVEX_0F3879, | |
1604 | PREFIX_EVEX_0F387A, | |
1605 | PREFIX_EVEX_0F387B, | |
43234a1e | 1606 | PREFIX_EVEX_0F387C, |
1ba585e8 | 1607 | PREFIX_EVEX_0F387D, |
43234a1e L |
1608 | PREFIX_EVEX_0F387E, |
1609 | PREFIX_EVEX_0F387F, | |
14f195c9 | 1610 | PREFIX_EVEX_0F3883, |
43234a1e L |
1611 | PREFIX_EVEX_0F3888, |
1612 | PREFIX_EVEX_0F3889, | |
1613 | PREFIX_EVEX_0F388A, | |
1614 | PREFIX_EVEX_0F388B, | |
1ba585e8 | 1615 | PREFIX_EVEX_0F388D, |
ee6872be | 1616 | PREFIX_EVEX_0F388F, |
43234a1e L |
1617 | PREFIX_EVEX_0F3890, |
1618 | PREFIX_EVEX_0F3891, | |
1619 | PREFIX_EVEX_0F3892, | |
1620 | PREFIX_EVEX_0F3893, | |
1621 | PREFIX_EVEX_0F3896, | |
1622 | PREFIX_EVEX_0F3897, | |
1623 | PREFIX_EVEX_0F3898, | |
1624 | PREFIX_EVEX_0F3899, | |
1625 | PREFIX_EVEX_0F389A, | |
1626 | PREFIX_EVEX_0F389B, | |
1627 | PREFIX_EVEX_0F389C, | |
1628 | PREFIX_EVEX_0F389D, | |
1629 | PREFIX_EVEX_0F389E, | |
1630 | PREFIX_EVEX_0F389F, | |
1631 | PREFIX_EVEX_0F38A0, | |
1632 | PREFIX_EVEX_0F38A1, | |
1633 | PREFIX_EVEX_0F38A2, | |
1634 | PREFIX_EVEX_0F38A3, | |
1635 | PREFIX_EVEX_0F38A6, | |
1636 | PREFIX_EVEX_0F38A7, | |
1637 | PREFIX_EVEX_0F38A8, | |
1638 | PREFIX_EVEX_0F38A9, | |
1639 | PREFIX_EVEX_0F38AA, | |
1640 | PREFIX_EVEX_0F38AB, | |
1641 | PREFIX_EVEX_0F38AC, | |
1642 | PREFIX_EVEX_0F38AD, | |
1643 | PREFIX_EVEX_0F38AE, | |
1644 | PREFIX_EVEX_0F38AF, | |
2cc1b5aa IT |
1645 | PREFIX_EVEX_0F38B4, |
1646 | PREFIX_EVEX_0F38B5, | |
43234a1e L |
1647 | PREFIX_EVEX_0F38B6, |
1648 | PREFIX_EVEX_0F38B7, | |
1649 | PREFIX_EVEX_0F38B8, | |
1650 | PREFIX_EVEX_0F38B9, | |
1651 | PREFIX_EVEX_0F38BA, | |
1652 | PREFIX_EVEX_0F38BB, | |
1653 | PREFIX_EVEX_0F38BC, | |
1654 | PREFIX_EVEX_0F38BD, | |
1655 | PREFIX_EVEX_0F38BE, | |
1656 | PREFIX_EVEX_0F38BF, | |
1657 | PREFIX_EVEX_0F38C4, | |
1658 | PREFIX_EVEX_0F38C6_REG_1, | |
1659 | PREFIX_EVEX_0F38C6_REG_2, | |
1660 | PREFIX_EVEX_0F38C6_REG_5, | |
1661 | PREFIX_EVEX_0F38C6_REG_6, | |
1662 | PREFIX_EVEX_0F38C7_REG_1, | |
1663 | PREFIX_EVEX_0F38C7_REG_2, | |
1664 | PREFIX_EVEX_0F38C7_REG_5, | |
1665 | PREFIX_EVEX_0F38C7_REG_6, | |
1666 | PREFIX_EVEX_0F38C8, | |
1667 | PREFIX_EVEX_0F38CA, | |
1668 | PREFIX_EVEX_0F38CB, | |
1669 | PREFIX_EVEX_0F38CC, | |
1670 | PREFIX_EVEX_0F38CD, | |
48521003 | 1671 | PREFIX_EVEX_0F38CF, |
8dcf1fad IT |
1672 | PREFIX_EVEX_0F38DC, |
1673 | PREFIX_EVEX_0F38DD, | |
1674 | PREFIX_EVEX_0F38DE, | |
1675 | PREFIX_EVEX_0F38DF, | |
43234a1e L |
1676 | |
1677 | PREFIX_EVEX_0F3A00, | |
1678 | PREFIX_EVEX_0F3A01, | |
1679 | PREFIX_EVEX_0F3A03, | |
1680 | PREFIX_EVEX_0F3A04, | |
1681 | PREFIX_EVEX_0F3A05, | |
1682 | PREFIX_EVEX_0F3A08, | |
1683 | PREFIX_EVEX_0F3A09, | |
1684 | PREFIX_EVEX_0F3A0A, | |
1685 | PREFIX_EVEX_0F3A0B, | |
1ba585e8 IT |
1686 | PREFIX_EVEX_0F3A0F, |
1687 | PREFIX_EVEX_0F3A14, | |
1688 | PREFIX_EVEX_0F3A15, | |
90a915bf | 1689 | PREFIX_EVEX_0F3A16, |
43234a1e L |
1690 | PREFIX_EVEX_0F3A17, |
1691 | PREFIX_EVEX_0F3A18, | |
1692 | PREFIX_EVEX_0F3A19, | |
1693 | PREFIX_EVEX_0F3A1A, | |
1694 | PREFIX_EVEX_0F3A1B, | |
1695 | PREFIX_EVEX_0F3A1D, | |
1696 | PREFIX_EVEX_0F3A1E, | |
1697 | PREFIX_EVEX_0F3A1F, | |
1ba585e8 | 1698 | PREFIX_EVEX_0F3A20, |
43234a1e | 1699 | PREFIX_EVEX_0F3A21, |
90a915bf | 1700 | PREFIX_EVEX_0F3A22, |
43234a1e L |
1701 | PREFIX_EVEX_0F3A23, |
1702 | PREFIX_EVEX_0F3A25, | |
1703 | PREFIX_EVEX_0F3A26, | |
1704 | PREFIX_EVEX_0F3A27, | |
1705 | PREFIX_EVEX_0F3A38, | |
1706 | PREFIX_EVEX_0F3A39, | |
1707 | PREFIX_EVEX_0F3A3A, | |
1708 | PREFIX_EVEX_0F3A3B, | |
1ba585e8 IT |
1709 | PREFIX_EVEX_0F3A3E, |
1710 | PREFIX_EVEX_0F3A3F, | |
1711 | PREFIX_EVEX_0F3A42, | |
43234a1e | 1712 | PREFIX_EVEX_0F3A43, |
ff1982d5 | 1713 | PREFIX_EVEX_0F3A44, |
90a915bf IT |
1714 | PREFIX_EVEX_0F3A50, |
1715 | PREFIX_EVEX_0F3A51, | |
43234a1e | 1716 | PREFIX_EVEX_0F3A54, |
90a915bf IT |
1717 | PREFIX_EVEX_0F3A55, |
1718 | PREFIX_EVEX_0F3A56, | |
1719 | PREFIX_EVEX_0F3A57, | |
1720 | PREFIX_EVEX_0F3A66, | |
53467f57 IT |
1721 | PREFIX_EVEX_0F3A67, |
1722 | PREFIX_EVEX_0F3A70, | |
1723 | PREFIX_EVEX_0F3A71, | |
1724 | PREFIX_EVEX_0F3A72, | |
48521003 IT |
1725 | PREFIX_EVEX_0F3A73, |
1726 | PREFIX_EVEX_0F3ACE, | |
1727 | PREFIX_EVEX_0F3ACF | |
51e7da1b | 1728 | }; |
4e7d34a6 | 1729 | |
51e7da1b L |
1730 | enum |
1731 | { | |
1732 | X86_64_06 = 0, | |
3873ba12 | 1733 | X86_64_07, |
1673df32 | 1734 | X86_64_0E, |
3873ba12 L |
1735 | X86_64_16, |
1736 | X86_64_17, | |
1737 | X86_64_1E, | |
1738 | X86_64_1F, | |
1739 | X86_64_27, | |
1740 | X86_64_2F, | |
1741 | X86_64_37, | |
1742 | X86_64_3F, | |
1743 | X86_64_60, | |
1744 | X86_64_61, | |
1745 | X86_64_62, | |
1746 | X86_64_63, | |
1747 | X86_64_6D, | |
1748 | X86_64_6F, | |
d039fef3 | 1749 | X86_64_82, |
3873ba12 | 1750 | X86_64_9A, |
aeab2b26 JB |
1751 | X86_64_C2, |
1752 | X86_64_C3, | |
3873ba12 L |
1753 | X86_64_C4, |
1754 | X86_64_C5, | |
1755 | X86_64_CE, | |
1756 | X86_64_D4, | |
1757 | X86_64_D5, | |
a72d2af2 L |
1758 | X86_64_E8, |
1759 | X86_64_E9, | |
3873ba12 L |
1760 | X86_64_EA, |
1761 | X86_64_0F01_REG_0, | |
1762 | X86_64_0F01_REG_1, | |
1763 | X86_64_0F01_REG_2, | |
1764 | X86_64_0F01_REG_3 | |
51e7da1b | 1765 | }; |
4e7d34a6 | 1766 | |
51e7da1b L |
1767 | enum |
1768 | { | |
1769 | THREE_BYTE_0F38 = 0, | |
1f334aeb | 1770 | THREE_BYTE_0F3A |
51e7da1b | 1771 | }; |
4e7d34a6 | 1772 | |
f88c9eb0 SP |
1773 | enum |
1774 | { | |
5dd85c99 SP |
1775 | XOP_08 = 0, |
1776 | XOP_09, | |
f88c9eb0 SP |
1777 | XOP_0A |
1778 | }; | |
1779 | ||
51e7da1b L |
1780 | enum |
1781 | { | |
1782 | VEX_0F = 0, | |
3873ba12 L |
1783 | VEX_0F38, |
1784 | VEX_0F3A | |
51e7da1b | 1785 | }; |
c0f3af97 | 1786 | |
43234a1e L |
1787 | enum |
1788 | { | |
1789 | EVEX_0F = 0, | |
1790 | EVEX_0F38, | |
1791 | EVEX_0F3A | |
1792 | }; | |
1793 | ||
51e7da1b L |
1794 | enum |
1795 | { | |
ec6f095a | 1796 | VEX_LEN_0F12_P_0_M_0 = 0, |
592a252b | 1797 | VEX_LEN_0F12_P_0_M_1, |
18897deb | 1798 | #define VEX_LEN_0F12_P_2_M_0 VEX_LEN_0F12_P_0_M_0 |
592a252b L |
1799 | VEX_LEN_0F13_M_0, |
1800 | VEX_LEN_0F16_P_0_M_0, | |
1801 | VEX_LEN_0F16_P_0_M_1, | |
18897deb | 1802 | #define VEX_LEN_0F16_P_2_M_0 VEX_LEN_0F16_P_0_M_0 |
592a252b | 1803 | VEX_LEN_0F17_M_0, |
43234a1e | 1804 | VEX_LEN_0F41_P_0, |
1ba585e8 | 1805 | VEX_LEN_0F41_P_2, |
43234a1e | 1806 | VEX_LEN_0F42_P_0, |
1ba585e8 | 1807 | VEX_LEN_0F42_P_2, |
43234a1e | 1808 | VEX_LEN_0F44_P_0, |
1ba585e8 | 1809 | VEX_LEN_0F44_P_2, |
43234a1e | 1810 | VEX_LEN_0F45_P_0, |
1ba585e8 | 1811 | VEX_LEN_0F45_P_2, |
43234a1e | 1812 | VEX_LEN_0F46_P_0, |
1ba585e8 | 1813 | VEX_LEN_0F46_P_2, |
43234a1e | 1814 | VEX_LEN_0F47_P_0, |
1ba585e8 IT |
1815 | VEX_LEN_0F47_P_2, |
1816 | VEX_LEN_0F4A_P_0, | |
1817 | VEX_LEN_0F4A_P_2, | |
1818 | VEX_LEN_0F4B_P_0, | |
43234a1e | 1819 | VEX_LEN_0F4B_P_2, |
592a252b | 1820 | VEX_LEN_0F6E_P_2, |
ec6f095a | 1821 | VEX_LEN_0F77_P_0, |
592a252b L |
1822 | VEX_LEN_0F7E_P_1, |
1823 | VEX_LEN_0F7E_P_2, | |
43234a1e | 1824 | VEX_LEN_0F90_P_0, |
1ba585e8 | 1825 | VEX_LEN_0F90_P_2, |
43234a1e | 1826 | VEX_LEN_0F91_P_0, |
1ba585e8 | 1827 | VEX_LEN_0F91_P_2, |
43234a1e | 1828 | VEX_LEN_0F92_P_0, |
90a915bf | 1829 | VEX_LEN_0F92_P_2, |
1ba585e8 | 1830 | VEX_LEN_0F92_P_3, |
43234a1e | 1831 | VEX_LEN_0F93_P_0, |
90a915bf | 1832 | VEX_LEN_0F93_P_2, |
1ba585e8 | 1833 | VEX_LEN_0F93_P_3, |
43234a1e | 1834 | VEX_LEN_0F98_P_0, |
1ba585e8 IT |
1835 | VEX_LEN_0F98_P_2, |
1836 | VEX_LEN_0F99_P_0, | |
1837 | VEX_LEN_0F99_P_2, | |
592a252b L |
1838 | VEX_LEN_0FAE_R_2_M_0, |
1839 | VEX_LEN_0FAE_R_3_M_0, | |
592a252b L |
1840 | VEX_LEN_0FC4_P_2, |
1841 | VEX_LEN_0FC5_P_2, | |
592a252b | 1842 | VEX_LEN_0FD6_P_2, |
592a252b | 1843 | VEX_LEN_0FF7_P_2, |
6c30d220 L |
1844 | VEX_LEN_0F3816_P_2, |
1845 | VEX_LEN_0F3819_P_2, | |
592a252b | 1846 | VEX_LEN_0F381A_P_2_M_0, |
6c30d220 | 1847 | VEX_LEN_0F3836_P_2, |
592a252b | 1848 | VEX_LEN_0F3841_P_2, |
6c30d220 | 1849 | VEX_LEN_0F385A_P_2_M_0, |
592a252b | 1850 | VEX_LEN_0F38DB_P_2, |
f12dc422 L |
1851 | VEX_LEN_0F38F2_P_0, |
1852 | VEX_LEN_0F38F3_R_1_P_0, | |
1853 | VEX_LEN_0F38F3_R_2_P_0, | |
1854 | VEX_LEN_0F38F3_R_3_P_0, | |
6c30d220 L |
1855 | VEX_LEN_0F38F5_P_0, |
1856 | VEX_LEN_0F38F5_P_1, | |
1857 | VEX_LEN_0F38F5_P_3, | |
1858 | VEX_LEN_0F38F6_P_3, | |
f12dc422 | 1859 | VEX_LEN_0F38F7_P_0, |
6c30d220 L |
1860 | VEX_LEN_0F38F7_P_1, |
1861 | VEX_LEN_0F38F7_P_2, | |
1862 | VEX_LEN_0F38F7_P_3, | |
1863 | VEX_LEN_0F3A00_P_2, | |
1864 | VEX_LEN_0F3A01_P_2, | |
592a252b | 1865 | VEX_LEN_0F3A06_P_2, |
592a252b L |
1866 | VEX_LEN_0F3A14_P_2, |
1867 | VEX_LEN_0F3A15_P_2, | |
1868 | VEX_LEN_0F3A16_P_2, | |
1869 | VEX_LEN_0F3A17_P_2, | |
1870 | VEX_LEN_0F3A18_P_2, | |
1871 | VEX_LEN_0F3A19_P_2, | |
1872 | VEX_LEN_0F3A20_P_2, | |
1873 | VEX_LEN_0F3A21_P_2, | |
1874 | VEX_LEN_0F3A22_P_2, | |
43234a1e | 1875 | VEX_LEN_0F3A30_P_2, |
1ba585e8 | 1876 | VEX_LEN_0F3A31_P_2, |
43234a1e | 1877 | VEX_LEN_0F3A32_P_2, |
1ba585e8 | 1878 | VEX_LEN_0F3A33_P_2, |
6c30d220 L |
1879 | VEX_LEN_0F3A38_P_2, |
1880 | VEX_LEN_0F3A39_P_2, | |
592a252b | 1881 | VEX_LEN_0F3A41_P_2, |
6c30d220 | 1882 | VEX_LEN_0F3A46_P_2, |
592a252b L |
1883 | VEX_LEN_0F3A60_P_2, |
1884 | VEX_LEN_0F3A61_P_2, | |
1885 | VEX_LEN_0F3A62_P_2, | |
1886 | VEX_LEN_0F3A63_P_2, | |
1887 | VEX_LEN_0F3A6A_P_2, | |
1888 | VEX_LEN_0F3A6B_P_2, | |
1889 | VEX_LEN_0F3A6E_P_2, | |
1890 | VEX_LEN_0F3A6F_P_2, | |
1891 | VEX_LEN_0F3A7A_P_2, | |
1892 | VEX_LEN_0F3A7B_P_2, | |
1893 | VEX_LEN_0F3A7E_P_2, | |
1894 | VEX_LEN_0F3A7F_P_2, | |
1895 | VEX_LEN_0F3ADF_P_2, | |
6c30d220 | 1896 | VEX_LEN_0F3AF0_P_3, |
ff688e1f L |
1897 | VEX_LEN_0FXOP_08_CC, |
1898 | VEX_LEN_0FXOP_08_CD, | |
1899 | VEX_LEN_0FXOP_08_CE, | |
1900 | VEX_LEN_0FXOP_08_CF, | |
1901 | VEX_LEN_0FXOP_08_EC, | |
1902 | VEX_LEN_0FXOP_08_ED, | |
1903 | VEX_LEN_0FXOP_08_EE, | |
1904 | VEX_LEN_0FXOP_08_EF, | |
592a252b L |
1905 | VEX_LEN_0FXOP_09_80, |
1906 | VEX_LEN_0FXOP_09_81 | |
51e7da1b | 1907 | }; |
c0f3af97 | 1908 | |
04e2a182 L |
1909 | enum |
1910 | { | |
1911 | EVEX_LEN_0F6E_P_2 = 0, | |
1912 | EVEX_LEN_0F7E_P_1, | |
1913 | EVEX_LEN_0F7E_P_2, | |
12efd68d | 1914 | EVEX_LEN_0FD6_P_2, |
f0a6222e L |
1915 | EVEX_LEN_0F3819_P_2_W_0, |
1916 | EVEX_LEN_0F3819_P_2_W_1, | |
1917 | EVEX_LEN_0F381A_P_2_W_0, | |
1918 | EVEX_LEN_0F381A_P_2_W_1, | |
1919 | EVEX_LEN_0F381B_P_2_W_0, | |
1920 | EVEX_LEN_0F381B_P_2_W_1, | |
1921 | EVEX_LEN_0F385A_P_2_W_0, | |
1922 | EVEX_LEN_0F385A_P_2_W_1, | |
1923 | EVEX_LEN_0F385B_P_2_W_0, | |
1924 | EVEX_LEN_0F385B_P_2_W_1, | |
e395f487 L |
1925 | EVEX_LEN_0F38C6_REG_1_PREFIX_2, |
1926 | EVEX_LEN_0F38C6_REG_2_PREFIX_2, | |
1927 | EVEX_LEN_0F38C6_REG_5_PREFIX_2, | |
1928 | EVEX_LEN_0F38C6_REG_6_PREFIX_2, | |
1929 | EVEX_LEN_0F38C7_R_1_P_2_W_0, | |
1930 | EVEX_LEN_0F38C7_R_1_P_2_W_1, | |
1931 | EVEX_LEN_0F38C7_R_2_P_2_W_0, | |
1932 | EVEX_LEN_0F38C7_R_2_P_2_W_1, | |
1933 | EVEX_LEN_0F38C7_R_5_P_2_W_0, | |
1934 | EVEX_LEN_0F38C7_R_5_P_2_W_1, | |
1935 | EVEX_LEN_0F38C7_R_6_P_2_W_0, | |
1936 | EVEX_LEN_0F38C7_R_6_P_2_W_1, | |
12efd68d L |
1937 | EVEX_LEN_0F3A18_P_2_W_0, |
1938 | EVEX_LEN_0F3A18_P_2_W_1, | |
1939 | EVEX_LEN_0F3A19_P_2_W_0, | |
1940 | EVEX_LEN_0F3A19_P_2_W_1, | |
1941 | EVEX_LEN_0F3A1A_P_2_W_0, | |
1942 | EVEX_LEN_0F3A1A_P_2_W_1, | |
1943 | EVEX_LEN_0F3A1B_P_2_W_0, | |
6e1c90b7 L |
1944 | EVEX_LEN_0F3A1B_P_2_W_1, |
1945 | EVEX_LEN_0F3A23_P_2_W_0, | |
1946 | EVEX_LEN_0F3A23_P_2_W_1, | |
1947 | EVEX_LEN_0F3A38_P_2_W_0, | |
1948 | EVEX_LEN_0F3A38_P_2_W_1, | |
1949 | EVEX_LEN_0F3A39_P_2_W_0, | |
1950 | EVEX_LEN_0F3A39_P_2_W_1, | |
1951 | EVEX_LEN_0F3A3A_P_2_W_0, | |
1952 | EVEX_LEN_0F3A3A_P_2_W_1, | |
1953 | EVEX_LEN_0F3A3B_P_2_W_0, | |
1954 | EVEX_LEN_0F3A3B_P_2_W_1, | |
1955 | EVEX_LEN_0F3A43_P_2_W_0, | |
1956 | EVEX_LEN_0F3A43_P_2_W_1 | |
04e2a182 L |
1957 | }; |
1958 | ||
9e30b8e0 L |
1959 | enum |
1960 | { | |
ec6f095a | 1961 | VEX_W_0F41_P_0_LEN_1 = 0, |
1ba585e8 | 1962 | VEX_W_0F41_P_2_LEN_1, |
43234a1e | 1963 | VEX_W_0F42_P_0_LEN_1, |
1ba585e8 | 1964 | VEX_W_0F42_P_2_LEN_1, |
43234a1e | 1965 | VEX_W_0F44_P_0_LEN_0, |
1ba585e8 | 1966 | VEX_W_0F44_P_2_LEN_0, |
43234a1e | 1967 | VEX_W_0F45_P_0_LEN_1, |
1ba585e8 | 1968 | VEX_W_0F45_P_2_LEN_1, |
43234a1e | 1969 | VEX_W_0F46_P_0_LEN_1, |
1ba585e8 | 1970 | VEX_W_0F46_P_2_LEN_1, |
43234a1e | 1971 | VEX_W_0F47_P_0_LEN_1, |
1ba585e8 IT |
1972 | VEX_W_0F47_P_2_LEN_1, |
1973 | VEX_W_0F4A_P_0_LEN_1, | |
1974 | VEX_W_0F4A_P_2_LEN_1, | |
1975 | VEX_W_0F4B_P_0_LEN_1, | |
43234a1e | 1976 | VEX_W_0F4B_P_2_LEN_1, |
43234a1e | 1977 | VEX_W_0F90_P_0_LEN_0, |
1ba585e8 | 1978 | VEX_W_0F90_P_2_LEN_0, |
43234a1e | 1979 | VEX_W_0F91_P_0_LEN_0, |
1ba585e8 | 1980 | VEX_W_0F91_P_2_LEN_0, |
43234a1e | 1981 | VEX_W_0F92_P_0_LEN_0, |
90a915bf | 1982 | VEX_W_0F92_P_2_LEN_0, |
43234a1e | 1983 | VEX_W_0F93_P_0_LEN_0, |
90a915bf | 1984 | VEX_W_0F93_P_2_LEN_0, |
43234a1e | 1985 | VEX_W_0F98_P_0_LEN_0, |
1ba585e8 IT |
1986 | VEX_W_0F98_P_2_LEN_0, |
1987 | VEX_W_0F99_P_0_LEN_0, | |
1988 | VEX_W_0F99_P_2_LEN_0, | |
592a252b L |
1989 | VEX_W_0F380C_P_2, |
1990 | VEX_W_0F380D_P_2, | |
1991 | VEX_W_0F380E_P_2, | |
1992 | VEX_W_0F380F_P_2, | |
6c30d220 | 1993 | VEX_W_0F3816_P_2, |
6c30d220 L |
1994 | VEX_W_0F3818_P_2, |
1995 | VEX_W_0F3819_P_2, | |
592a252b | 1996 | VEX_W_0F381A_P_2_M_0, |
592a252b L |
1997 | VEX_W_0F382C_P_2_M_0, |
1998 | VEX_W_0F382D_P_2_M_0, | |
1999 | VEX_W_0F382E_P_2_M_0, | |
2000 | VEX_W_0F382F_P_2_M_0, | |
6c30d220 | 2001 | VEX_W_0F3836_P_2, |
6c30d220 L |
2002 | VEX_W_0F3846_P_2, |
2003 | VEX_W_0F3858_P_2, | |
2004 | VEX_W_0F3859_P_2, | |
2005 | VEX_W_0F385A_P_2_M_0, | |
2006 | VEX_W_0F3878_P_2, | |
2007 | VEX_W_0F3879_P_2, | |
48521003 | 2008 | VEX_W_0F38CF_P_2, |
6c30d220 L |
2009 | VEX_W_0F3A00_P_2, |
2010 | VEX_W_0F3A01_P_2, | |
2011 | VEX_W_0F3A02_P_2, | |
592a252b L |
2012 | VEX_W_0F3A04_P_2, |
2013 | VEX_W_0F3A05_P_2, | |
2014 | VEX_W_0F3A06_P_2, | |
592a252b L |
2015 | VEX_W_0F3A18_P_2, |
2016 | VEX_W_0F3A19_P_2, | |
43234a1e | 2017 | VEX_W_0F3A30_P_2_LEN_0, |
1ba585e8 | 2018 | VEX_W_0F3A31_P_2_LEN_0, |
43234a1e | 2019 | VEX_W_0F3A32_P_2_LEN_0, |
1ba585e8 | 2020 | VEX_W_0F3A33_P_2_LEN_0, |
6c30d220 L |
2021 | VEX_W_0F3A38_P_2, |
2022 | VEX_W_0F3A39_P_2, | |
6c30d220 | 2023 | VEX_W_0F3A46_P_2, |
592a252b L |
2024 | VEX_W_0F3A48_P_2, |
2025 | VEX_W_0F3A49_P_2, | |
2026 | VEX_W_0F3A4A_P_2, | |
2027 | VEX_W_0F3A4B_P_2, | |
2028 | VEX_W_0F3A4C_P_2, | |
48521003 IT |
2029 | VEX_W_0F3ACE_P_2, |
2030 | VEX_W_0F3ACF_P_2, | |
43234a1e | 2031 | |
36cc073e | 2032 | EVEX_W_0F10_P_1, |
36cc073e | 2033 | EVEX_W_0F10_P_3, |
36cc073e | 2034 | EVEX_W_0F11_P_1, |
36cc073e | 2035 | EVEX_W_0F11_P_3, |
43234a1e L |
2036 | EVEX_W_0F12_P_0_M_1, |
2037 | EVEX_W_0F12_P_1, | |
43234a1e | 2038 | EVEX_W_0F12_P_3, |
43234a1e L |
2039 | EVEX_W_0F16_P_0_M_1, |
2040 | EVEX_W_0F16_P_1, | |
43234a1e | 2041 | EVEX_W_0F2A_P_3, |
43234a1e | 2042 | EVEX_W_0F51_P_1, |
43234a1e | 2043 | EVEX_W_0F51_P_3, |
43234a1e | 2044 | EVEX_W_0F58_P_1, |
43234a1e | 2045 | EVEX_W_0F58_P_3, |
43234a1e | 2046 | EVEX_W_0F59_P_1, |
43234a1e L |
2047 | EVEX_W_0F59_P_3, |
2048 | EVEX_W_0F5A_P_0, | |
2049 | EVEX_W_0F5A_P_1, | |
2050 | EVEX_W_0F5A_P_2, | |
2051 | EVEX_W_0F5A_P_3, | |
2052 | EVEX_W_0F5B_P_0, | |
2053 | EVEX_W_0F5B_P_1, | |
2054 | EVEX_W_0F5B_P_2, | |
43234a1e | 2055 | EVEX_W_0F5C_P_1, |
43234a1e | 2056 | EVEX_W_0F5C_P_3, |
43234a1e | 2057 | EVEX_W_0F5D_P_1, |
43234a1e | 2058 | EVEX_W_0F5D_P_3, |
43234a1e | 2059 | EVEX_W_0F5E_P_1, |
43234a1e | 2060 | EVEX_W_0F5E_P_3, |
43234a1e | 2061 | EVEX_W_0F5F_P_1, |
43234a1e L |
2062 | EVEX_W_0F5F_P_3, |
2063 | EVEX_W_0F62_P_2, | |
2064 | EVEX_W_0F66_P_2, | |
2065 | EVEX_W_0F6A_P_2, | |
1ba585e8 | 2066 | EVEX_W_0F6B_P_2, |
43234a1e L |
2067 | EVEX_W_0F6C_P_2, |
2068 | EVEX_W_0F6D_P_2, | |
43234a1e L |
2069 | EVEX_W_0F6F_P_1, |
2070 | EVEX_W_0F6F_P_2, | |
1ba585e8 | 2071 | EVEX_W_0F6F_P_3, |
43234a1e L |
2072 | EVEX_W_0F70_P_2, |
2073 | EVEX_W_0F72_R_2_P_2, | |
2074 | EVEX_W_0F72_R_6_P_2, | |
2075 | EVEX_W_0F73_R_2_P_2, | |
2076 | EVEX_W_0F73_R_6_P_2, | |
2077 | EVEX_W_0F76_P_2, | |
2078 | EVEX_W_0F78_P_0, | |
90a915bf | 2079 | EVEX_W_0F78_P_2, |
43234a1e | 2080 | EVEX_W_0F79_P_0, |
90a915bf | 2081 | EVEX_W_0F79_P_2, |
43234a1e | 2082 | EVEX_W_0F7A_P_1, |
90a915bf | 2083 | EVEX_W_0F7A_P_2, |
43234a1e | 2084 | EVEX_W_0F7A_P_3, |
90a915bf | 2085 | EVEX_W_0F7B_P_2, |
43234a1e L |
2086 | EVEX_W_0F7B_P_3, |
2087 | EVEX_W_0F7E_P_1, | |
43234a1e L |
2088 | EVEX_W_0F7F_P_1, |
2089 | EVEX_W_0F7F_P_2, | |
1ba585e8 | 2090 | EVEX_W_0F7F_P_3, |
43234a1e | 2091 | EVEX_W_0FC2_P_1, |
43234a1e | 2092 | EVEX_W_0FC2_P_3, |
43234a1e L |
2093 | EVEX_W_0FD2_P_2, |
2094 | EVEX_W_0FD3_P_2, | |
2095 | EVEX_W_0FD4_P_2, | |
2096 | EVEX_W_0FD6_P_2, | |
2097 | EVEX_W_0FE6_P_1, | |
2098 | EVEX_W_0FE6_P_2, | |
2099 | EVEX_W_0FE6_P_3, | |
2100 | EVEX_W_0FE7_P_2, | |
2101 | EVEX_W_0FF2_P_2, | |
2102 | EVEX_W_0FF3_P_2, | |
2103 | EVEX_W_0FF4_P_2, | |
2104 | EVEX_W_0FFA_P_2, | |
2105 | EVEX_W_0FFB_P_2, | |
2106 | EVEX_W_0FFE_P_2, | |
2107 | EVEX_W_0F380C_P_2, | |
2108 | EVEX_W_0F380D_P_2, | |
1ba585e8 IT |
2109 | EVEX_W_0F3810_P_1, |
2110 | EVEX_W_0F3810_P_2, | |
43234a1e | 2111 | EVEX_W_0F3811_P_1, |
1ba585e8 | 2112 | EVEX_W_0F3811_P_2, |
43234a1e | 2113 | EVEX_W_0F3812_P_1, |
1ba585e8 | 2114 | EVEX_W_0F3812_P_2, |
43234a1e L |
2115 | EVEX_W_0F3813_P_1, |
2116 | EVEX_W_0F3813_P_2, | |
2117 | EVEX_W_0F3814_P_1, | |
2118 | EVEX_W_0F3815_P_1, | |
2119 | EVEX_W_0F3818_P_2, | |
2120 | EVEX_W_0F3819_P_2, | |
2121 | EVEX_W_0F381A_P_2, | |
2122 | EVEX_W_0F381B_P_2, | |
2123 | EVEX_W_0F381E_P_2, | |
2124 | EVEX_W_0F381F_P_2, | |
1ba585e8 | 2125 | EVEX_W_0F3820_P_1, |
43234a1e L |
2126 | EVEX_W_0F3821_P_1, |
2127 | EVEX_W_0F3822_P_1, | |
2128 | EVEX_W_0F3823_P_1, | |
2129 | EVEX_W_0F3824_P_1, | |
2130 | EVEX_W_0F3825_P_1, | |
2131 | EVEX_W_0F3825_P_2, | |
1ba585e8 IT |
2132 | EVEX_W_0F3826_P_1, |
2133 | EVEX_W_0F3826_P_2, | |
2134 | EVEX_W_0F3828_P_1, | |
43234a1e | 2135 | EVEX_W_0F3828_P_2, |
1ba585e8 | 2136 | EVEX_W_0F3829_P_1, |
43234a1e L |
2137 | EVEX_W_0F3829_P_2, |
2138 | EVEX_W_0F382A_P_1, | |
2139 | EVEX_W_0F382A_P_2, | |
1ba585e8 IT |
2140 | EVEX_W_0F382B_P_2, |
2141 | EVEX_W_0F3830_P_1, | |
43234a1e L |
2142 | EVEX_W_0F3831_P_1, |
2143 | EVEX_W_0F3832_P_1, | |
2144 | EVEX_W_0F3833_P_1, | |
2145 | EVEX_W_0F3834_P_1, | |
2146 | EVEX_W_0F3835_P_1, | |
2147 | EVEX_W_0F3835_P_2, | |
2148 | EVEX_W_0F3837_P_2, | |
90a915bf IT |
2149 | EVEX_W_0F3838_P_1, |
2150 | EVEX_W_0F3839_P_1, | |
43234a1e L |
2151 | EVEX_W_0F383A_P_1, |
2152 | EVEX_W_0F3840_P_2, | |
d6aab7a1 | 2153 | EVEX_W_0F3852_P_1, |
ee6872be | 2154 | EVEX_W_0F3854_P_2, |
620214f7 | 2155 | EVEX_W_0F3855_P_2, |
43234a1e L |
2156 | EVEX_W_0F3858_P_2, |
2157 | EVEX_W_0F3859_P_2, | |
2158 | EVEX_W_0F385A_P_2, | |
2159 | EVEX_W_0F385B_P_2, | |
53467f57 IT |
2160 | EVEX_W_0F3862_P_2, |
2161 | EVEX_W_0F3863_P_2, | |
1ba585e8 | 2162 | EVEX_W_0F3866_P_2, |
9186c494 | 2163 | EVEX_W_0F3868_P_3, |
53467f57 IT |
2164 | EVEX_W_0F3870_P_2, |
2165 | EVEX_W_0F3871_P_2, | |
d6aab7a1 | 2166 | EVEX_W_0F3872_P_1, |
53467f57 | 2167 | EVEX_W_0F3872_P_2, |
d6aab7a1 | 2168 | EVEX_W_0F3872_P_3, |
53467f57 | 2169 | EVEX_W_0F3873_P_2, |
1ba585e8 IT |
2170 | EVEX_W_0F3875_P_2, |
2171 | EVEX_W_0F3878_P_2, | |
2172 | EVEX_W_0F3879_P_2, | |
2173 | EVEX_W_0F387A_P_2, | |
2174 | EVEX_W_0F387B_P_2, | |
2175 | EVEX_W_0F387D_P_2, | |
14f195c9 | 2176 | EVEX_W_0F3883_P_2, |
1ba585e8 | 2177 | EVEX_W_0F388D_P_2, |
43234a1e L |
2178 | EVEX_W_0F3891_P_2, |
2179 | EVEX_W_0F3893_P_2, | |
2180 | EVEX_W_0F38A1_P_2, | |
2181 | EVEX_W_0F38A3_P_2, | |
2182 | EVEX_W_0F38C7_R_1_P_2, | |
2183 | EVEX_W_0F38C7_R_2_P_2, | |
2184 | EVEX_W_0F38C7_R_5_P_2, | |
2185 | EVEX_W_0F38C7_R_6_P_2, | |
2186 | ||
2187 | EVEX_W_0F3A00_P_2, | |
2188 | EVEX_W_0F3A01_P_2, | |
2189 | EVEX_W_0F3A04_P_2, | |
2190 | EVEX_W_0F3A05_P_2, | |
2191 | EVEX_W_0F3A08_P_2, | |
2192 | EVEX_W_0F3A09_P_2, | |
2193 | EVEX_W_0F3A0A_P_2, | |
2194 | EVEX_W_0F3A0B_P_2, | |
2195 | EVEX_W_0F3A18_P_2, | |
2196 | EVEX_W_0F3A19_P_2, | |
2197 | EVEX_W_0F3A1A_P_2, | |
2198 | EVEX_W_0F3A1B_P_2, | |
2199 | EVEX_W_0F3A1D_P_2, | |
2200 | EVEX_W_0F3A21_P_2, | |
2201 | EVEX_W_0F3A23_P_2, | |
2202 | EVEX_W_0F3A38_P_2, | |
2203 | EVEX_W_0F3A39_P_2, | |
2204 | EVEX_W_0F3A3A_P_2, | |
2205 | EVEX_W_0F3A3B_P_2, | |
1ba585e8 IT |
2206 | EVEX_W_0F3A3E_P_2, |
2207 | EVEX_W_0F3A3F_P_2, | |
2208 | EVEX_W_0F3A42_P_2, | |
90a915bf IT |
2209 | EVEX_W_0F3A43_P_2, |
2210 | EVEX_W_0F3A50_P_2, | |
2211 | EVEX_W_0F3A51_P_2, | |
2212 | EVEX_W_0F3A56_P_2, | |
2213 | EVEX_W_0F3A57_P_2, | |
2214 | EVEX_W_0F3A66_P_2, | |
53467f57 IT |
2215 | EVEX_W_0F3A67_P_2, |
2216 | EVEX_W_0F3A70_P_2, | |
2217 | EVEX_W_0F3A71_P_2, | |
2218 | EVEX_W_0F3A72_P_2, | |
48521003 IT |
2219 | EVEX_W_0F3A73_P_2, |
2220 | EVEX_W_0F3ACE_P_2, | |
2221 | EVEX_W_0F3ACF_P_2 | |
9e30b8e0 L |
2222 | }; |
2223 | ||
26ca5450 | 2224 | typedef void (*op_rtn) (int bytemode, int sizeflag); |
252b5132 RH |
2225 | |
2226 | struct dis386 { | |
2da11e11 | 2227 | const char *name; |
ce518a5f L |
2228 | struct |
2229 | { | |
2230 | op_rtn rtn; | |
2231 | int bytemode; | |
2232 | } op[MAX_OPERANDS]; | |
bf890a93 | 2233 | unsigned int prefix_requirement; |
252b5132 RH |
2234 | }; |
2235 | ||
2236 | /* Upper case letters in the instruction names here are macros. | |
2237 | 'A' => print 'b' if no register operands or suffix_always is true | |
2238 | 'B' => print 'b' if suffix_always is true | |
9306ca4a | 2239 | 'C' => print 's' or 'l' ('w' or 'd' in Intel mode) depending on operand |
98b528ac | 2240 | size prefix |
ed7841b3 | 2241 | 'D' => print 'w' if no register operands or 'w', 'l' or 'q', if |
98b528ac | 2242 | suffix_always is true |
252b5132 | 2243 | 'E' => print 'e' if 32-bit form of jcxz |
3ffd33cf | 2244 | 'F' => print 'w' or 'l' depending on address size prefix (loop insns) |
52fd6d94 | 2245 | 'G' => print 'w' or 'l' depending on operand size prefix (i/o insns) |
5dd0794d | 2246 | 'H' => print ",pt" or ",pn" branch hint |
d1c36125 | 2247 | 'I' unused. |
8f570d62 | 2248 | 'J' unused. |
42903f7f | 2249 | 'K' => print 'd' or 'q' if rex prefix is present. |
252b5132 | 2250 | 'L' => print 'l' if suffix_always is true |
9d141669 | 2251 | 'M' => print 'r' if intel_mnemonic is false. |
252b5132 | 2252 | 'N' => print 'n' if instruction has no wait "prefix" |
a35ca55a | 2253 | 'O' => print 'd' or 'o' (or 'q' in Intel mode) |
52b15da3 | 2254 | 'P' => print 'w', 'l' or 'q' if instruction has an operand size prefix, |
98b528ac L |
2255 | or suffix_always is true. print 'q' if rex prefix is present. |
2256 | 'Q' => print 'w', 'l' or 'q' for memory operand or suffix_always | |
2257 | is true | |
a35ca55a | 2258 | 'R' => print 'w', 'l' or 'q' ('d' for 'l' and 'e' in Intel mode) |
52b15da3 | 2259 | 'S' => print 'w', 'l' or 'q' if suffix_always is true |
a72d2af2 L |
2260 | 'T' => print 'q' in 64bit mode if instruction has no operand size |
2261 | prefix and behave as 'P' otherwise | |
2262 | 'U' => print 'q' in 64bit mode if instruction has no operand size | |
2263 | prefix and behave as 'Q' otherwise | |
2264 | 'V' => print 'q' in 64bit mode if instruction has no operand size | |
2265 | prefix and behave as 'S' otherwise | |
a35ca55a | 2266 | 'W' => print 'b', 'w' or 'l' ('d' in Intel mode) |
9306ca4a | 2267 | 'X' => print 's', 'd' depending on data16 prefix (for XMM) |
9646c87b | 2268 | 'Y' unused. |
6dd5059a | 2269 | 'Z' => print 'q' in 64bit mode and behave as 'L' otherwise |
9d141669 | 2270 | '!' => change condition from true to false or from false to true. |
98b528ac | 2271 | '%' => add 1 upper case letter to the macro. |
5990e377 JB |
2272 | '^' => print 'w', 'l', or 'q' (Intel64 ISA only) depending on operand size |
2273 | prefix or suffix_always is true (lcall/ljmp). | |
5db04b09 L |
2274 | '@' => print 'q' for Intel64 ISA, 'w' or 'q' for AMD64 ISA depending |
2275 | on operand size prefix. | |
07f5af7d L |
2276 | '&' => print 'q' in 64bit mode for Intel64 ISA or if instruction |
2277 | has no operand size prefix for AMD64 ISA, behave as 'P' | |
2278 | otherwise | |
98b528ac L |
2279 | |
2280 | 2 upper case letter macros: | |
04d824a4 JB |
2281 | "XY" => print 'x' or 'y' if suffix_always is true or no register |
2282 | operands and no broadcast. | |
2283 | "XZ" => print 'x', 'y', or 'z' if suffix_always is true or no | |
2284 | register operands and no broadcast. | |
4b06377f | 2285 | "XW" => print 's', 'd' depending on the VEX.W bit (for FMA) |
589958d6 JB |
2286 | "LQ" => print 'l' ('d' in Intel mode) or 'q' for memory |
2287 | operand or no operand at all in 64bit mode, or if suffix_always | |
2288 | is true. | |
4b06377f L |
2289 | "LB" => print "abs" in 64bit mode and behave as 'B' otherwise |
2290 | "LS" => print "abs" in 64bit mode and behave as 'S' otherwise | |
2291 | "LV" => print "abs" for 64bit operand and behave as 'S' otherwise | |
6c30d220 | 2292 | "LW" => print 'd', 'q' depending on the VEX.W bit |
4b4c407a L |
2293 | "LP" => print 'w' or 'l' ('d' in Intel mode) if instruction has |
2294 | an operand size prefix, or suffix_always is true. print | |
2295 | 'q' if rex prefix is present. | |
52b15da3 | 2296 | |
6439fc28 AM |
2297 | Many of the above letters print nothing in Intel mode. See "putop" |
2298 | for the details. | |
52b15da3 | 2299 | |
6439fc28 | 2300 | Braces '{' and '}', and vertical bars '|', indicate alternative |
7c52e0e8 | 2301 | mnemonic strings for AT&T and Intel. */ |
252b5132 | 2302 | |
6439fc28 | 2303 | static const struct dis386 dis386[] = { |
252b5132 | 2304 | /* 00 */ |
bf890a93 IT |
2305 | { "addB", { Ebh1, Gb }, 0 }, |
2306 | { "addS", { Evh1, Gv }, 0 }, | |
2307 | { "addB", { Gb, EbS }, 0 }, | |
2308 | { "addS", { Gv, EvS }, 0 }, | |
2309 | { "addB", { AL, Ib }, 0 }, | |
2310 | { "addS", { eAX, Iv }, 0 }, | |
4e7d34a6 L |
2311 | { X86_64_TABLE (X86_64_06) }, |
2312 | { X86_64_TABLE (X86_64_07) }, | |
252b5132 | 2313 | /* 08 */ |
bf890a93 IT |
2314 | { "orB", { Ebh1, Gb }, 0 }, |
2315 | { "orS", { Evh1, Gv }, 0 }, | |
2316 | { "orB", { Gb, EbS }, 0 }, | |
2317 | { "orS", { Gv, EvS }, 0 }, | |
2318 | { "orB", { AL, Ib }, 0 }, | |
2319 | { "orS", { eAX, Iv }, 0 }, | |
1673df32 | 2320 | { X86_64_TABLE (X86_64_0E) }, |
592d1631 | 2321 | { Bad_Opcode }, /* 0x0f extended opcode escape */ |
252b5132 | 2322 | /* 10 */ |
bf890a93 IT |
2323 | { "adcB", { Ebh1, Gb }, 0 }, |
2324 | { "adcS", { Evh1, Gv }, 0 }, | |
2325 | { "adcB", { Gb, EbS }, 0 }, | |
2326 | { "adcS", { Gv, EvS }, 0 }, | |
2327 | { "adcB", { AL, Ib }, 0 }, | |
2328 | { "adcS", { eAX, Iv }, 0 }, | |
4e7d34a6 L |
2329 | { X86_64_TABLE (X86_64_16) }, |
2330 | { X86_64_TABLE (X86_64_17) }, | |
252b5132 | 2331 | /* 18 */ |
bf890a93 IT |
2332 | { "sbbB", { Ebh1, Gb }, 0 }, |
2333 | { "sbbS", { Evh1, Gv }, 0 }, | |
2334 | { "sbbB", { Gb, EbS }, 0 }, | |
2335 | { "sbbS", { Gv, EvS }, 0 }, | |
2336 | { "sbbB", { AL, Ib }, 0 }, | |
2337 | { "sbbS", { eAX, Iv }, 0 }, | |
4e7d34a6 L |
2338 | { X86_64_TABLE (X86_64_1E) }, |
2339 | { X86_64_TABLE (X86_64_1F) }, | |
252b5132 | 2340 | /* 20 */ |
bf890a93 IT |
2341 | { "andB", { Ebh1, Gb }, 0 }, |
2342 | { "andS", { Evh1, Gv }, 0 }, | |
2343 | { "andB", { Gb, EbS }, 0 }, | |
2344 | { "andS", { Gv, EvS }, 0 }, | |
2345 | { "andB", { AL, Ib }, 0 }, | |
2346 | { "andS", { eAX, Iv }, 0 }, | |
592d1631 | 2347 | { Bad_Opcode }, /* SEG ES prefix */ |
4e7d34a6 | 2348 | { X86_64_TABLE (X86_64_27) }, |
252b5132 | 2349 | /* 28 */ |
bf890a93 IT |
2350 | { "subB", { Ebh1, Gb }, 0 }, |
2351 | { "subS", { Evh1, Gv }, 0 }, | |
2352 | { "subB", { Gb, EbS }, 0 }, | |
2353 | { "subS", { Gv, EvS }, 0 }, | |
2354 | { "subB", { AL, Ib }, 0 }, | |
2355 | { "subS", { eAX, Iv }, 0 }, | |
592d1631 | 2356 | { Bad_Opcode }, /* SEG CS prefix */ |
4e7d34a6 | 2357 | { X86_64_TABLE (X86_64_2F) }, |
252b5132 | 2358 | /* 30 */ |
bf890a93 IT |
2359 | { "xorB", { Ebh1, Gb }, 0 }, |
2360 | { "xorS", { Evh1, Gv }, 0 }, | |
2361 | { "xorB", { Gb, EbS }, 0 }, | |
2362 | { "xorS", { Gv, EvS }, 0 }, | |
2363 | { "xorB", { AL, Ib }, 0 }, | |
2364 | { "xorS", { eAX, Iv }, 0 }, | |
592d1631 | 2365 | { Bad_Opcode }, /* SEG SS prefix */ |
4e7d34a6 | 2366 | { X86_64_TABLE (X86_64_37) }, |
252b5132 | 2367 | /* 38 */ |
bf890a93 IT |
2368 | { "cmpB", { Eb, Gb }, 0 }, |
2369 | { "cmpS", { Ev, Gv }, 0 }, | |
2370 | { "cmpB", { Gb, EbS }, 0 }, | |
2371 | { "cmpS", { Gv, EvS }, 0 }, | |
2372 | { "cmpB", { AL, Ib }, 0 }, | |
2373 | { "cmpS", { eAX, Iv }, 0 }, | |
592d1631 | 2374 | { Bad_Opcode }, /* SEG DS prefix */ |
4e7d34a6 | 2375 | { X86_64_TABLE (X86_64_3F) }, |
252b5132 | 2376 | /* 40 */ |
bf890a93 IT |
2377 | { "inc{S|}", { RMeAX }, 0 }, |
2378 | { "inc{S|}", { RMeCX }, 0 }, | |
2379 | { "inc{S|}", { RMeDX }, 0 }, | |
2380 | { "inc{S|}", { RMeBX }, 0 }, | |
2381 | { "inc{S|}", { RMeSP }, 0 }, | |
2382 | { "inc{S|}", { RMeBP }, 0 }, | |
2383 | { "inc{S|}", { RMeSI }, 0 }, | |
2384 | { "inc{S|}", { RMeDI }, 0 }, | |
252b5132 | 2385 | /* 48 */ |
bf890a93 IT |
2386 | { "dec{S|}", { RMeAX }, 0 }, |
2387 | { "dec{S|}", { RMeCX }, 0 }, | |
2388 | { "dec{S|}", { RMeDX }, 0 }, | |
2389 | { "dec{S|}", { RMeBX }, 0 }, | |
2390 | { "dec{S|}", { RMeSP }, 0 }, | |
2391 | { "dec{S|}", { RMeBP }, 0 }, | |
2392 | { "dec{S|}", { RMeSI }, 0 }, | |
2393 | { "dec{S|}", { RMeDI }, 0 }, | |
252b5132 | 2394 | /* 50 */ |
bf890a93 IT |
2395 | { "pushV", { RMrAX }, 0 }, |
2396 | { "pushV", { RMrCX }, 0 }, | |
2397 | { "pushV", { RMrDX }, 0 }, | |
2398 | { "pushV", { RMrBX }, 0 }, | |
2399 | { "pushV", { RMrSP }, 0 }, | |
2400 | { "pushV", { RMrBP }, 0 }, | |
2401 | { "pushV", { RMrSI }, 0 }, | |
2402 | { "pushV", { RMrDI }, 0 }, | |
252b5132 | 2403 | /* 58 */ |
bf890a93 IT |
2404 | { "popV", { RMrAX }, 0 }, |
2405 | { "popV", { RMrCX }, 0 }, | |
2406 | { "popV", { RMrDX }, 0 }, | |
2407 | { "popV", { RMrBX }, 0 }, | |
2408 | { "popV", { RMrSP }, 0 }, | |
2409 | { "popV", { RMrBP }, 0 }, | |
2410 | { "popV", { RMrSI }, 0 }, | |
2411 | { "popV", { RMrDI }, 0 }, | |
252b5132 | 2412 | /* 60 */ |
4e7d34a6 L |
2413 | { X86_64_TABLE (X86_64_60) }, |
2414 | { X86_64_TABLE (X86_64_61) }, | |
2415 | { X86_64_TABLE (X86_64_62) }, | |
2416 | { X86_64_TABLE (X86_64_63) }, | |
592d1631 L |
2417 | { Bad_Opcode }, /* seg fs */ |
2418 | { Bad_Opcode }, /* seg gs */ | |
2419 | { Bad_Opcode }, /* op size prefix */ | |
2420 | { Bad_Opcode }, /* adr size prefix */ | |
252b5132 | 2421 | /* 68 */ |
bf890a93 IT |
2422 | { "pushT", { sIv }, 0 }, |
2423 | { "imulS", { Gv, Ev, Iv }, 0 }, | |
2424 | { "pushT", { sIbT }, 0 }, | |
2425 | { "imulS", { Gv, Ev, sIb }, 0 }, | |
2426 | { "ins{b|}", { Ybr, indirDX }, 0 }, | |
4e7d34a6 | 2427 | { X86_64_TABLE (X86_64_6D) }, |
bf890a93 | 2428 | { "outs{b|}", { indirDXr, Xb }, 0 }, |
4e7d34a6 | 2429 | { X86_64_TABLE (X86_64_6F) }, |
252b5132 | 2430 | /* 70 */ |
bf890a93 IT |
2431 | { "joH", { Jb, BND, cond_jump_flag }, 0 }, |
2432 | { "jnoH", { Jb, BND, cond_jump_flag }, 0 }, | |
2433 | { "jbH", { Jb, BND, cond_jump_flag }, 0 }, | |
2434 | { "jaeH", { Jb, BND, cond_jump_flag }, 0 }, | |
2435 | { "jeH", { Jb, BND, cond_jump_flag }, 0 }, | |
2436 | { "jneH", { Jb, BND, cond_jump_flag }, 0 }, | |
2437 | { "jbeH", { Jb, BND, cond_jump_flag }, 0 }, | |
2438 | { "jaH", { Jb, BND, cond_jump_flag }, 0 }, | |
252b5132 | 2439 | /* 78 */ |
bf890a93 IT |
2440 | { "jsH", { Jb, BND, cond_jump_flag }, 0 }, |
2441 | { "jnsH", { Jb, BND, cond_jump_flag }, 0 }, | |
2442 | { "jpH", { Jb, BND, cond_jump_flag }, 0 }, | |
2443 | { "jnpH", { Jb, BND, cond_jump_flag }, 0 }, | |
2444 | { "jlH", { Jb, BND, cond_jump_flag }, 0 }, | |
2445 | { "jgeH", { Jb, BND, cond_jump_flag }, 0 }, | |
2446 | { "jleH", { Jb, BND, cond_jump_flag }, 0 }, | |
2447 | { "jgH", { Jb, BND, cond_jump_flag }, 0 }, | |
252b5132 | 2448 | /* 80 */ |
1ceb70f8 L |
2449 | { REG_TABLE (REG_80) }, |
2450 | { REG_TABLE (REG_81) }, | |
d039fef3 | 2451 | { X86_64_TABLE (X86_64_82) }, |
7148c369 | 2452 | { REG_TABLE (REG_83) }, |
bf890a93 IT |
2453 | { "testB", { Eb, Gb }, 0 }, |
2454 | { "testS", { Ev, Gv }, 0 }, | |
2455 | { "xchgB", { Ebh2, Gb }, 0 }, | |
2456 | { "xchgS", { Evh2, Gv }, 0 }, | |
252b5132 | 2457 | /* 88 */ |
bf890a93 IT |
2458 | { "movB", { Ebh3, Gb }, 0 }, |
2459 | { "movS", { Evh3, Gv }, 0 }, | |
2460 | { "movB", { Gb, EbS }, 0 }, | |
2461 | { "movS", { Gv, EvS }, 0 }, | |
2462 | { "movD", { Sv, Sw }, 0 }, | |
1ceb70f8 | 2463 | { MOD_TABLE (MOD_8D) }, |
bf890a93 | 2464 | { "movD", { Sw, Sv }, 0 }, |
1ceb70f8 | 2465 | { REG_TABLE (REG_8F) }, |
252b5132 | 2466 | /* 90 */ |
1ceb70f8 | 2467 | { PREFIX_TABLE (PREFIX_90) }, |
bf890a93 IT |
2468 | { "xchgS", { RMeCX, eAX }, 0 }, |
2469 | { "xchgS", { RMeDX, eAX }, 0 }, | |
2470 | { "xchgS", { RMeBX, eAX }, 0 }, | |
2471 | { "xchgS", { RMeSP, eAX }, 0 }, | |
2472 | { "xchgS", { RMeBP, eAX }, 0 }, | |
2473 | { "xchgS", { RMeSI, eAX }, 0 }, | |
2474 | { "xchgS", { RMeDI, eAX }, 0 }, | |
252b5132 | 2475 | /* 98 */ |
bf890a93 IT |
2476 | { "cW{t|}R", { XX }, 0 }, |
2477 | { "cR{t|}O", { XX }, 0 }, | |
4e7d34a6 | 2478 | { X86_64_TABLE (X86_64_9A) }, |
592d1631 | 2479 | { Bad_Opcode }, /* fwait */ |
bf890a93 IT |
2480 | { "pushfT", { XX }, 0 }, |
2481 | { "popfT", { XX }, 0 }, | |
2482 | { "sahf", { XX }, 0 }, | |
2483 | { "lahf", { XX }, 0 }, | |
252b5132 | 2484 | /* a0 */ |
bf890a93 IT |
2485 | { "mov%LB", { AL, Ob }, 0 }, |
2486 | { "mov%LS", { eAX, Ov }, 0 }, | |
2487 | { "mov%LB", { Ob, AL }, 0 }, | |
2488 | { "mov%LS", { Ov, eAX }, 0 }, | |
2489 | { "movs{b|}", { Ybr, Xb }, 0 }, | |
2490 | { "movs{R|}", { Yvr, Xv }, 0 }, | |
2491 | { "cmps{b|}", { Xb, Yb }, 0 }, | |
2492 | { "cmps{R|}", { Xv, Yv }, 0 }, | |
252b5132 | 2493 | /* a8 */ |
bf890a93 IT |
2494 | { "testB", { AL, Ib }, 0 }, |
2495 | { "testS", { eAX, Iv }, 0 }, | |
2496 | { "stosB", { Ybr, AL }, 0 }, | |
2497 | { "stosS", { Yvr, eAX }, 0 }, | |
2498 | { "lodsB", { ALr, Xb }, 0 }, | |
2499 | { "lodsS", { eAXr, Xv }, 0 }, | |
2500 | { "scasB", { AL, Yb }, 0 }, | |
2501 | { "scasS", { eAX, Yv }, 0 }, | |
252b5132 | 2502 | /* b0 */ |
bf890a93 IT |
2503 | { "movB", { RMAL, Ib }, 0 }, |
2504 | { "movB", { RMCL, Ib }, 0 }, | |
2505 | { "movB", { RMDL, Ib }, 0 }, | |
2506 | { "movB", { RMBL, Ib }, 0 }, | |
2507 | { "movB", { RMAH, Ib }, 0 }, | |
2508 | { "movB", { RMCH, Ib }, 0 }, | |
2509 | { "movB", { RMDH, Ib }, 0 }, | |
2510 | { "movB", { RMBH, Ib }, 0 }, | |
252b5132 | 2511 | /* b8 */ |
bf890a93 IT |
2512 | { "mov%LV", { RMeAX, Iv64 }, 0 }, |
2513 | { "mov%LV", { RMeCX, Iv64 }, 0 }, | |
2514 | { "mov%LV", { RMeDX, Iv64 }, 0 }, | |
2515 | { "mov%LV", { RMeBX, Iv64 }, 0 }, | |
2516 | { "mov%LV", { RMeSP, Iv64 }, 0 }, | |
2517 | { "mov%LV", { RMeBP, Iv64 }, 0 }, | |
2518 | { "mov%LV", { RMeSI, Iv64 }, 0 }, | |
2519 | { "mov%LV", { RMeDI, Iv64 }, 0 }, | |
252b5132 | 2520 | /* c0 */ |
1ceb70f8 L |
2521 | { REG_TABLE (REG_C0) }, |
2522 | { REG_TABLE (REG_C1) }, | |
aeab2b26 JB |
2523 | { X86_64_TABLE (X86_64_C2) }, |
2524 | { X86_64_TABLE (X86_64_C3) }, | |
4e7d34a6 L |
2525 | { X86_64_TABLE (X86_64_C4) }, |
2526 | { X86_64_TABLE (X86_64_C5) }, | |
1ceb70f8 L |
2527 | { REG_TABLE (REG_C6) }, |
2528 | { REG_TABLE (REG_C7) }, | |
252b5132 | 2529 | /* c8 */ |
bf890a93 IT |
2530 | { "enterT", { Iw, Ib }, 0 }, |
2531 | { "leaveT", { XX }, 0 }, | |
8f570d62 JB |
2532 | { "{l|}ret{|f}P", { Iw }, 0 }, |
2533 | { "{l|}ret{|f}P", { XX }, 0 }, | |
bf890a93 IT |
2534 | { "int3", { XX }, 0 }, |
2535 | { "int", { Ib }, 0 }, | |
4e7d34a6 | 2536 | { X86_64_TABLE (X86_64_CE) }, |
bf890a93 | 2537 | { "iret%LP", { XX }, 0 }, |
252b5132 | 2538 | /* d0 */ |
1ceb70f8 L |
2539 | { REG_TABLE (REG_D0) }, |
2540 | { REG_TABLE (REG_D1) }, | |
2541 | { REG_TABLE (REG_D2) }, | |
2542 | { REG_TABLE (REG_D3) }, | |
4e7d34a6 L |
2543 | { X86_64_TABLE (X86_64_D4) }, |
2544 | { X86_64_TABLE (X86_64_D5) }, | |
592d1631 | 2545 | { Bad_Opcode }, |
bf890a93 | 2546 | { "xlat", { DSBX }, 0 }, |
252b5132 RH |
2547 | /* d8 */ |
2548 | { FLOAT }, | |
2549 | { FLOAT }, | |
2550 | { FLOAT }, | |
2551 | { FLOAT }, | |
2552 | { FLOAT }, | |
2553 | { FLOAT }, | |
2554 | { FLOAT }, | |
2555 | { FLOAT }, | |
2556 | /* e0 */ | |
bf890a93 IT |
2557 | { "loopneFH", { Jb, XX, loop_jcxz_flag }, 0 }, |
2558 | { "loopeFH", { Jb, XX, loop_jcxz_flag }, 0 }, | |
2559 | { "loopFH", { Jb, XX, loop_jcxz_flag }, 0 }, | |
2560 | { "jEcxzH", { Jb, XX, loop_jcxz_flag }, 0 }, | |
2561 | { "inB", { AL, Ib }, 0 }, | |
2562 | { "inG", { zAX, Ib }, 0 }, | |
2563 | { "outB", { Ib, AL }, 0 }, | |
2564 | { "outG", { Ib, zAX }, 0 }, | |
252b5132 | 2565 | /* e8 */ |
a72d2af2 L |
2566 | { X86_64_TABLE (X86_64_E8) }, |
2567 | { X86_64_TABLE (X86_64_E9) }, | |
4e7d34a6 | 2568 | { X86_64_TABLE (X86_64_EA) }, |
bf890a93 IT |
2569 | { "jmp", { Jb, BND }, 0 }, |
2570 | { "inB", { AL, indirDX }, 0 }, | |
2571 | { "inG", { zAX, indirDX }, 0 }, | |
2572 | { "outB", { indirDX, AL }, 0 }, | |
2573 | { "outG", { indirDX, zAX }, 0 }, | |
252b5132 | 2574 | /* f0 */ |
592d1631 | 2575 | { Bad_Opcode }, /* lock prefix */ |
bf890a93 | 2576 | { "icebp", { XX }, 0 }, |
592d1631 L |
2577 | { Bad_Opcode }, /* repne */ |
2578 | { Bad_Opcode }, /* repz */ | |
bf890a93 IT |
2579 | { "hlt", { XX }, 0 }, |
2580 | { "cmc", { XX }, 0 }, | |
1ceb70f8 L |
2581 | { REG_TABLE (REG_F6) }, |
2582 | { REG_TABLE (REG_F7) }, | |
252b5132 | 2583 | /* f8 */ |
bf890a93 IT |
2584 | { "clc", { XX }, 0 }, |
2585 | { "stc", { XX }, 0 }, | |
2586 | { "cli", { XX }, 0 }, | |
2587 | { "sti", { XX }, 0 }, | |
2588 | { "cld", { XX }, 0 }, | |
2589 | { "std", { XX }, 0 }, | |
1ceb70f8 L |
2590 | { REG_TABLE (REG_FE) }, |
2591 | { REG_TABLE (REG_FF) }, | |
252b5132 RH |
2592 | }; |
2593 | ||
6439fc28 | 2594 | static const struct dis386 dis386_twobyte[] = { |
252b5132 | 2595 | /* 00 */ |
1ceb70f8 L |
2596 | { REG_TABLE (REG_0F00 ) }, |
2597 | { REG_TABLE (REG_0F01 ) }, | |
bf890a93 IT |
2598 | { "larS", { Gv, Ew }, 0 }, |
2599 | { "lslS", { Gv, Ew }, 0 }, | |
592d1631 | 2600 | { Bad_Opcode }, |
bf890a93 IT |
2601 | { "syscall", { XX }, 0 }, |
2602 | { "clts", { XX }, 0 }, | |
589958d6 | 2603 | { "sysret%LQ", { XX }, 0 }, |
252b5132 | 2604 | /* 08 */ |
bf890a93 | 2605 | { "invd", { XX }, 0 }, |
3233d7d0 | 2606 | { PREFIX_TABLE (PREFIX_0F09) }, |
592d1631 | 2607 | { Bad_Opcode }, |
bf890a93 | 2608 | { "ud2", { XX }, 0 }, |
592d1631 | 2609 | { Bad_Opcode }, |
b5b1fc4f | 2610 | { REG_TABLE (REG_0F0D) }, |
bf890a93 IT |
2611 | { "femms", { XX }, 0 }, |
2612 | { "", { MX, EM, OPSUF }, 0 }, /* See OP_3DNowSuffix. */ | |
252b5132 | 2613 | /* 10 */ |
1ceb70f8 L |
2614 | { PREFIX_TABLE (PREFIX_0F10) }, |
2615 | { PREFIX_TABLE (PREFIX_0F11) }, | |
2616 | { PREFIX_TABLE (PREFIX_0F12) }, | |
2617 | { MOD_TABLE (MOD_0F13) }, | |
507bd325 L |
2618 | { "unpcklpX", { XM, EXx }, PREFIX_OPCODE }, |
2619 | { "unpckhpX", { XM, EXx }, PREFIX_OPCODE }, | |
1ceb70f8 L |
2620 | { PREFIX_TABLE (PREFIX_0F16) }, |
2621 | { MOD_TABLE (MOD_0F17) }, | |
252b5132 | 2622 | /* 18 */ |
1ceb70f8 | 2623 | { REG_TABLE (REG_0F18) }, |
bf890a93 | 2624 | { "nopQ", { Ev }, 0 }, |
7e8b059b L |
2625 | { PREFIX_TABLE (PREFIX_0F1A) }, |
2626 | { PREFIX_TABLE (PREFIX_0F1B) }, | |
c48935d7 | 2627 | { PREFIX_TABLE (PREFIX_0F1C) }, |
bf890a93 | 2628 | { "nopQ", { Ev }, 0 }, |
603555e5 | 2629 | { PREFIX_TABLE (PREFIX_0F1E) }, |
bf890a93 | 2630 | { "nopQ", { Ev }, 0 }, |
252b5132 | 2631 | /* 20 */ |
bf890a93 IT |
2632 | { "movZ", { Rm, Cm }, 0 }, |
2633 | { "movZ", { Rm, Dm }, 0 }, | |
2634 | { "movZ", { Cm, Rm }, 0 }, | |
2635 | { "movZ", { Dm, Rm }, 0 }, | |
1ceb70f8 | 2636 | { MOD_TABLE (MOD_0F24) }, |
592d1631 | 2637 | { Bad_Opcode }, |
1ceb70f8 | 2638 | { MOD_TABLE (MOD_0F26) }, |
592d1631 | 2639 | { Bad_Opcode }, |
252b5132 | 2640 | /* 28 */ |
507bd325 L |
2641 | { "movapX", { XM, EXx }, PREFIX_OPCODE }, |
2642 | { "movapX", { EXxS, XM }, PREFIX_OPCODE }, | |
1ceb70f8 L |
2643 | { PREFIX_TABLE (PREFIX_0F2A) }, |
2644 | { PREFIX_TABLE (PREFIX_0F2B) }, | |
2645 | { PREFIX_TABLE (PREFIX_0F2C) }, | |
2646 | { PREFIX_TABLE (PREFIX_0F2D) }, | |
2647 | { PREFIX_TABLE (PREFIX_0F2E) }, | |
2648 | { PREFIX_TABLE (PREFIX_0F2F) }, | |
252b5132 | 2649 | /* 30 */ |
bf890a93 IT |
2650 | { "wrmsr", { XX }, 0 }, |
2651 | { "rdtsc", { XX }, 0 }, | |
2652 | { "rdmsr", { XX }, 0 }, | |
2653 | { "rdpmc", { XX }, 0 }, | |
d835a58b JB |
2654 | { "sysenter", { SEP }, 0 }, |
2655 | { "sysexit", { SEP }, 0 }, | |
592d1631 | 2656 | { Bad_Opcode }, |
bf890a93 | 2657 | { "getsec", { XX }, 0 }, |
252b5132 | 2658 | /* 38 */ |
507bd325 | 2659 | { THREE_BYTE_TABLE_PREFIX (THREE_BYTE_0F38, PREFIX_OPCODE) }, |
592d1631 | 2660 | { Bad_Opcode }, |
507bd325 | 2661 | { THREE_BYTE_TABLE_PREFIX (THREE_BYTE_0F3A, PREFIX_OPCODE) }, |
592d1631 L |
2662 | { Bad_Opcode }, |
2663 | { Bad_Opcode }, | |
2664 | { Bad_Opcode }, | |
2665 | { Bad_Opcode }, | |
2666 | { Bad_Opcode }, | |
252b5132 | 2667 | /* 40 */ |
bf890a93 IT |
2668 | { "cmovoS", { Gv, Ev }, 0 }, |
2669 | { "cmovnoS", { Gv, Ev }, 0 }, | |
2670 | { "cmovbS", { Gv, Ev }, 0 }, | |
2671 | { "cmovaeS", { Gv, Ev }, 0 }, | |
2672 | { "cmoveS", { Gv, Ev }, 0 }, | |
2673 | { "cmovneS", { Gv, Ev }, 0 }, | |
2674 | { "cmovbeS", { Gv, Ev }, 0 }, | |
2675 | { "cmovaS", { Gv, Ev }, 0 }, | |
252b5132 | 2676 | /* 48 */ |
bf890a93 IT |
2677 | { "cmovsS", { Gv, Ev }, 0 }, |
2678 | { "cmovnsS", { Gv, Ev }, 0 }, | |
2679 | { "cmovpS", { Gv, Ev }, 0 }, | |
2680 | { "cmovnpS", { Gv, Ev }, 0 }, | |
2681 | { "cmovlS", { Gv, Ev }, 0 }, | |
2682 | { "cmovgeS", { Gv, Ev }, 0 }, | |
2683 | { "cmovleS", { Gv, Ev }, 0 }, | |
2684 | { "cmovgS", { Gv, Ev }, 0 }, | |
252b5132 | 2685 | /* 50 */ |
a5aaedb9 | 2686 | { MOD_TABLE (MOD_0F50) }, |
1ceb70f8 L |
2687 | { PREFIX_TABLE (PREFIX_0F51) }, |
2688 | { PREFIX_TABLE (PREFIX_0F52) }, | |
2689 | { PREFIX_TABLE (PREFIX_0F53) }, | |
507bd325 L |
2690 | { "andpX", { XM, EXx }, PREFIX_OPCODE }, |
2691 | { "andnpX", { XM, EXx }, PREFIX_OPCODE }, | |
2692 | { "orpX", { XM, EXx }, PREFIX_OPCODE }, | |
2693 | { "xorpX", { XM, EXx }, PREFIX_OPCODE }, | |
252b5132 | 2694 | /* 58 */ |
1ceb70f8 L |
2695 | { PREFIX_TABLE (PREFIX_0F58) }, |
2696 | { PREFIX_TABLE (PREFIX_0F59) }, | |
2697 | { PREFIX_TABLE (PREFIX_0F5A) }, | |
2698 | { PREFIX_TABLE (PREFIX_0F5B) }, | |
2699 | { PREFIX_TABLE (PREFIX_0F5C) }, | |
2700 | { PREFIX_TABLE (PREFIX_0F5D) }, | |
2701 | { PREFIX_TABLE (PREFIX_0F5E) }, | |
2702 | { PREFIX_TABLE (PREFIX_0F5F) }, | |
252b5132 | 2703 | /* 60 */ |
1ceb70f8 L |
2704 | { PREFIX_TABLE (PREFIX_0F60) }, |
2705 | { PREFIX_TABLE (PREFIX_0F61) }, | |
2706 | { PREFIX_TABLE (PREFIX_0F62) }, | |
507bd325 L |
2707 | { "packsswb", { MX, EM }, PREFIX_OPCODE }, |
2708 | { "pcmpgtb", { MX, EM }, PREFIX_OPCODE }, | |
2709 | { "pcmpgtw", { MX, EM }, PREFIX_OPCODE }, | |
2710 | { "pcmpgtd", { MX, EM }, PREFIX_OPCODE }, | |
2711 | { "packuswb", { MX, EM }, PREFIX_OPCODE }, | |
252b5132 | 2712 | /* 68 */ |
507bd325 L |
2713 | { "punpckhbw", { MX, EM }, PREFIX_OPCODE }, |
2714 | { "punpckhwd", { MX, EM }, PREFIX_OPCODE }, | |
2715 | { "punpckhdq", { MX, EM }, PREFIX_OPCODE }, | |
2716 | { "packssdw", { MX, EM }, PREFIX_OPCODE }, | |
1ceb70f8 L |
2717 | { PREFIX_TABLE (PREFIX_0F6C) }, |
2718 | { PREFIX_TABLE (PREFIX_0F6D) }, | |
507bd325 | 2719 | { "movK", { MX, Edq }, PREFIX_OPCODE }, |
1ceb70f8 | 2720 | { PREFIX_TABLE (PREFIX_0F6F) }, |
252b5132 | 2721 | /* 70 */ |
1ceb70f8 L |
2722 | { PREFIX_TABLE (PREFIX_0F70) }, |
2723 | { REG_TABLE (REG_0F71) }, | |
2724 | { REG_TABLE (REG_0F72) }, | |
2725 | { REG_TABLE (REG_0F73) }, | |
507bd325 L |
2726 | { "pcmpeqb", { MX, EM }, PREFIX_OPCODE }, |
2727 | { "pcmpeqw", { MX, EM }, PREFIX_OPCODE }, | |
2728 | { "pcmpeqd", { MX, EM }, PREFIX_OPCODE }, | |
2729 | { "emms", { XX }, PREFIX_OPCODE }, | |
252b5132 | 2730 | /* 78 */ |
1ceb70f8 L |
2731 | { PREFIX_TABLE (PREFIX_0F78) }, |
2732 | { PREFIX_TABLE (PREFIX_0F79) }, | |
1f334aeb | 2733 | { Bad_Opcode }, |
592d1631 | 2734 | { Bad_Opcode }, |
1ceb70f8 L |
2735 | { PREFIX_TABLE (PREFIX_0F7C) }, |
2736 | { PREFIX_TABLE (PREFIX_0F7D) }, | |
2737 | { PREFIX_TABLE (PREFIX_0F7E) }, | |
2738 | { PREFIX_TABLE (PREFIX_0F7F) }, | |
252b5132 | 2739 | /* 80 */ |
bf890a93 IT |
2740 | { "joH", { Jv, BND, cond_jump_flag }, 0 }, |
2741 | { "jnoH", { Jv, BND, cond_jump_flag }, 0 }, | |
2742 | { "jbH", { Jv, BND, cond_jump_flag }, 0 }, | |
2743 | { "jaeH", { Jv, BND, cond_jump_flag }, 0 }, | |
2744 | { "jeH", { Jv, BND, cond_jump_flag }, 0 }, | |
2745 | { "jneH", { Jv, BND, cond_jump_flag }, 0 }, | |
2746 | { "jbeH", { Jv, BND, cond_jump_flag }, 0 }, | |
2747 | { "jaH", { Jv, BND, cond_jump_flag }, 0 }, | |
252b5132 | 2748 | /* 88 */ |
bf890a93 IT |
2749 | { "jsH", { Jv, BND, cond_jump_flag }, 0 }, |
2750 | { "jnsH", { Jv, BND, cond_jump_flag }, 0 }, | |
2751 | { "jpH", { Jv, BND, cond_jump_flag }, 0 }, | |
2752 | { "jnpH", { Jv, BND, cond_jump_flag }, 0 }, | |
2753 | { "jlH", { Jv, BND, cond_jump_flag }, 0 }, | |
2754 | { "jgeH", { Jv, BND, cond_jump_flag }, 0 }, | |
2755 | { "jleH", { Jv, BND, cond_jump_flag }, 0 }, | |
2756 | { "jgH", { Jv, BND, cond_jump_flag }, 0 }, | |
252b5132 | 2757 | /* 90 */ |
bf890a93 IT |
2758 | { "seto", { Eb }, 0 }, |
2759 | { "setno", { Eb }, 0 }, | |
2760 | { "setb", { Eb }, 0 }, | |
2761 | { "setae", { Eb }, 0 }, | |
2762 | { "sete", { Eb }, 0 }, | |
2763 | { "setne", { Eb }, 0 }, | |
2764 | { "setbe", { Eb }, 0 }, | |
2765 | { "seta", { Eb }, 0 }, | |
252b5132 | 2766 | /* 98 */ |
bf890a93 IT |
2767 | { "sets", { Eb }, 0 }, |
2768 | { "setns", { Eb }, 0 }, | |
2769 | { "setp", { Eb }, 0 }, | |
2770 | { "setnp", { Eb }, 0 }, | |
2771 | { "setl", { Eb }, 0 }, | |
2772 | { "setge", { Eb }, 0 }, | |
2773 | { "setle", { Eb }, 0 }, | |
2774 | { "setg", { Eb }, 0 }, | |
252b5132 | 2775 | /* a0 */ |
bf890a93 IT |
2776 | { "pushT", { fs }, 0 }, |
2777 | { "popT", { fs }, 0 }, | |
2778 | { "cpuid", { XX }, 0 }, | |
2779 | { "btS", { Ev, Gv }, 0 }, | |
2780 | { "shldS", { Ev, Gv, Ib }, 0 }, | |
2781 | { "shldS", { Ev, Gv, CL }, 0 }, | |
1ceb70f8 L |
2782 | { REG_TABLE (REG_0FA6) }, |
2783 | { REG_TABLE (REG_0FA7) }, | |
252b5132 | 2784 | /* a8 */ |
bf890a93 IT |
2785 | { "pushT", { gs }, 0 }, |
2786 | { "popT", { gs }, 0 }, | |
2787 | { "rsm", { XX }, 0 }, | |
2788 | { "btsS", { Evh1, Gv }, 0 }, | |
2789 | { "shrdS", { Ev, Gv, Ib }, 0 }, | |
2790 | { "shrdS", { Ev, Gv, CL }, 0 }, | |
1ceb70f8 | 2791 | { REG_TABLE (REG_0FAE) }, |
bf890a93 | 2792 | { "imulS", { Gv, Ev }, 0 }, |
252b5132 | 2793 | /* b0 */ |
bf890a93 IT |
2794 | { "cmpxchgB", { Ebh1, Gb }, 0 }, |
2795 | { "cmpxchgS", { Evh1, Gv }, 0 }, | |
1ceb70f8 | 2796 | { MOD_TABLE (MOD_0FB2) }, |
bf890a93 | 2797 | { "btrS", { Evh1, Gv }, 0 }, |
1ceb70f8 L |
2798 | { MOD_TABLE (MOD_0FB4) }, |
2799 | { MOD_TABLE (MOD_0FB5) }, | |
bf890a93 IT |
2800 | { "movz{bR|x}", { Gv, Eb }, 0 }, |
2801 | { "movz{wR|x}", { Gv, Ew }, 0 }, /* yes, there really is movzww ! */ | |
252b5132 | 2802 | /* b8 */ |
1ceb70f8 | 2803 | { PREFIX_TABLE (PREFIX_0FB8) }, |
66f1eba0 | 2804 | { "ud1S", { Gv, Ev }, 0 }, |
1ceb70f8 | 2805 | { REG_TABLE (REG_0FBA) }, |
bf890a93 | 2806 | { "btcS", { Evh1, Gv }, 0 }, |
f12dc422 | 2807 | { PREFIX_TABLE (PREFIX_0FBC) }, |
1ceb70f8 | 2808 | { PREFIX_TABLE (PREFIX_0FBD) }, |
bf890a93 IT |
2809 | { "movs{bR|x}", { Gv, Eb }, 0 }, |
2810 | { "movs{wR|x}", { Gv, Ew }, 0 }, /* yes, there really is movsww ! */ | |
252b5132 | 2811 | /* c0 */ |
bf890a93 IT |
2812 | { "xaddB", { Ebh1, Gb }, 0 }, |
2813 | { "xaddS", { Evh1, Gv }, 0 }, | |
1ceb70f8 | 2814 | { PREFIX_TABLE (PREFIX_0FC2) }, |
a8484f96 | 2815 | { MOD_TABLE (MOD_0FC3) }, |
507bd325 L |
2816 | { "pinsrw", { MX, Edqw, Ib }, PREFIX_OPCODE }, |
2817 | { "pextrw", { Gdq, MS, Ib }, PREFIX_OPCODE }, | |
2818 | { "shufpX", { XM, EXx, Ib }, PREFIX_OPCODE }, | |
1ceb70f8 | 2819 | { REG_TABLE (REG_0FC7) }, |
252b5132 | 2820 | /* c8 */ |
bf890a93 IT |
2821 | { "bswap", { RMeAX }, 0 }, |
2822 | { "bswap", { RMeCX }, 0 }, | |
2823 | { "bswap", { RMeDX }, 0 }, | |
2824 | { "bswap", { RMeBX }, 0 }, | |
2825 | { "bswap", { RMeSP }, 0 }, | |
2826 | { "bswap", { RMeBP }, 0 }, | |
2827 | { "bswap", { RMeSI }, 0 }, | |
2828 | { "bswap", { RMeDI }, 0 }, | |
252b5132 | 2829 | /* d0 */ |
1ceb70f8 | 2830 | { PREFIX_TABLE (PREFIX_0FD0) }, |
507bd325 L |
2831 | { "psrlw", { MX, EM }, PREFIX_OPCODE }, |
2832 | { "psrld", { MX, EM }, PREFIX_OPCODE }, | |
2833 | { "psrlq", { MX, EM }, PREFIX_OPCODE }, | |
2834 | { "paddq", { MX, EM }, PREFIX_OPCODE }, | |
2835 | { "pmullw", { MX, EM }, PREFIX_OPCODE }, | |
1ceb70f8 | 2836 | { PREFIX_TABLE (PREFIX_0FD6) }, |
75c135a8 | 2837 | { MOD_TABLE (MOD_0FD7) }, |
252b5132 | 2838 | /* d8 */ |
507bd325 L |
2839 | { "psubusb", { MX, EM }, PREFIX_OPCODE }, |
2840 | { "psubusw", { MX, EM }, PREFIX_OPCODE }, | |
2841 | { "pminub", { MX, EM }, PREFIX_OPCODE }, | |
2842 | { "pand", { MX, EM }, PREFIX_OPCODE }, | |
2843 | { "paddusb", { MX, EM }, PREFIX_OPCODE }, | |
2844 | { "paddusw", { MX, EM }, PREFIX_OPCODE }, | |
2845 | { "pmaxub", { MX, EM }, PREFIX_OPCODE }, | |
2846 | { "pandn", { MX, EM }, PREFIX_OPCODE }, | |
252b5132 | 2847 | /* e0 */ |
507bd325 L |
2848 | { "pavgb", { MX, EM }, PREFIX_OPCODE }, |
2849 | { "psraw", { MX, EM }, PREFIX_OPCODE }, | |
2850 | { "psrad", { MX, EM }, PREFIX_OPCODE }, | |
2851 | { "pavgw", { MX, EM }, PREFIX_OPCODE }, | |
2852 | { "pmulhuw", { MX, EM }, PREFIX_OPCODE }, | |
2853 | { "pmulhw", { MX, EM }, PREFIX_OPCODE }, | |
1ceb70f8 L |
2854 | { PREFIX_TABLE (PREFIX_0FE6) }, |
2855 | { PREFIX_TABLE (PREFIX_0FE7) }, | |
252b5132 | 2856 | /* e8 */ |
507bd325 L |
2857 | { "psubsb", { MX, EM }, PREFIX_OPCODE }, |
2858 | { "psubsw", { MX, EM }, PREFIX_OPCODE }, | |
2859 | { "pminsw", { MX, EM }, PREFIX_OPCODE }, | |
2860 | { "por", { MX, EM }, PREFIX_OPCODE }, | |
2861 | { "paddsb", { MX, EM }, PREFIX_OPCODE }, | |
2862 | { "paddsw", { MX, EM }, PREFIX_OPCODE }, | |
2863 | { "pmaxsw", { MX, EM }, PREFIX_OPCODE }, | |
2864 | { "pxor", { MX, EM }, PREFIX_OPCODE }, | |
252b5132 | 2865 | /* f0 */ |
1ceb70f8 | 2866 | { PREFIX_TABLE (PREFIX_0FF0) }, |
507bd325 L |
2867 | { "psllw", { MX, EM }, PREFIX_OPCODE }, |
2868 | { "pslld", { MX, EM }, PREFIX_OPCODE }, | |
2869 | { "psllq", { MX, EM }, PREFIX_OPCODE }, | |
2870 | { "pmuludq", { MX, EM }, PREFIX_OPCODE }, | |
2871 | { "pmaddwd", { MX, EM }, PREFIX_OPCODE }, | |
2872 | { "psadbw", { MX, EM }, PREFIX_OPCODE }, | |
1ceb70f8 | 2873 | { PREFIX_TABLE (PREFIX_0FF7) }, |
252b5132 | 2874 | /* f8 */ |
507bd325 L |
2875 | { "psubb", { MX, EM }, PREFIX_OPCODE }, |
2876 | { "psubw", { MX, EM }, PREFIX_OPCODE }, | |
2877 | { "psubd", { MX, EM }, PREFIX_OPCODE }, | |
2878 | { "psubq", { MX, EM }, PREFIX_OPCODE }, | |
2879 | { "paddb", { MX, EM }, PREFIX_OPCODE }, | |
2880 | { "paddw", { MX, EM }, PREFIX_OPCODE }, | |
2881 | { "paddd", { MX, EM }, PREFIX_OPCODE }, | |
66f1eba0 | 2882 | { "ud0S", { Gv, Ev }, 0 }, |
252b5132 RH |
2883 | }; |
2884 | ||
2885 | static const unsigned char onebyte_has_modrm[256] = { | |
c608c12e AM |
2886 | /* 0 1 2 3 4 5 6 7 8 9 a b c d e f */ |
2887 | /* ------------------------------- */ | |
2888 | /* 00 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 00 */ | |
2889 | /* 10 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 10 */ | |
2890 | /* 20 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 20 */ | |
2891 | /* 30 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 30 */ | |
2892 | /* 40 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 40 */ | |
2893 | /* 50 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 50 */ | |
2894 | /* 60 */ 0,0,1,1,0,0,0,0,0,1,0,1,0,0,0,0, /* 60 */ | |
2895 | /* 70 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 70 */ | |
2896 | /* 80 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 80 */ | |
2897 | /* 90 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 90 */ | |
2898 | /* a0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* a0 */ | |
2899 | /* b0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* b0 */ | |
2900 | /* c0 */ 1,1,0,0,1,1,1,1,0,0,0,0,0,0,0,0, /* c0 */ | |
2901 | /* d0 */ 1,1,1,1,0,0,0,0,1,1,1,1,1,1,1,1, /* d0 */ | |
2902 | /* e0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* e0 */ | |
2903 | /* f0 */ 0,0,0,0,0,0,1,1,0,0,0,0,0,0,1,1 /* f0 */ | |
2904 | /* ------------------------------- */ | |
2905 | /* 0 1 2 3 4 5 6 7 8 9 a b c d e f */ | |
252b5132 RH |
2906 | }; |
2907 | ||
2908 | static const unsigned char twobyte_has_modrm[256] = { | |
c608c12e AM |
2909 | /* 0 1 2 3 4 5 6 7 8 9 a b c d e f */ |
2910 | /* ------------------------------- */ | |
252b5132 | 2911 | /* 00 */ 1,1,1,1,0,0,0,0,0,0,0,0,0,1,0,1, /* 0f */ |
b5b1fc4f | 2912 | /* 10 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 1f */ |
85f10a01 | 2913 | /* 20 */ 1,1,1,1,1,1,1,0,1,1,1,1,1,1,1,1, /* 2f */ |
331d2d0d | 2914 | /* 30 */ 0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0, /* 3f */ |
252b5132 | 2915 | /* 40 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 4f */ |
4bba6815 AM |
2916 | /* 50 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 5f */ |
2917 | /* 60 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 6f */ | |
85f10a01 | 2918 | /* 70 */ 1,1,1,1,1,1,1,0,1,1,1,1,1,1,1,1, /* 7f */ |
252b5132 RH |
2919 | /* 80 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 8f */ |
2920 | /* 90 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 9f */ | |
30d1c836 | 2921 | /* a0 */ 0,0,0,1,1,1,1,1,0,0,0,1,1,1,1,1, /* af */ |
66f1eba0 | 2922 | /* b0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* bf */ |
252b5132 | 2923 | /* c0 */ 1,1,1,1,1,1,1,1,0,0,0,0,0,0,0,0, /* cf */ |
ca164297 | 2924 | /* d0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* df */ |
4bba6815 | 2925 | /* e0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* ef */ |
66f1eba0 | 2926 | /* f0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 /* ff */ |
c608c12e AM |
2927 | /* ------------------------------- */ |
2928 | /* 0 1 2 3 4 5 6 7 8 9 a b c d e f */ | |
2929 | }; | |
2930 | ||
252b5132 RH |
2931 | static char obuf[100]; |
2932 | static char *obufp; | |
ea397f5b | 2933 | static char *mnemonicendp; |
252b5132 RH |
2934 | static char scratchbuf[100]; |
2935 | static unsigned char *start_codep; | |
2936 | static unsigned char *insn_codep; | |
2937 | static unsigned char *codep; | |
285ca992 | 2938 | static unsigned char *end_codep; |
f16cd0d5 L |
2939 | static int last_lock_prefix; |
2940 | static int last_repz_prefix; | |
2941 | static int last_repnz_prefix; | |
2942 | static int last_data_prefix; | |
2943 | static int last_addr_prefix; | |
2944 | static int last_rex_prefix; | |
2945 | static int last_seg_prefix; | |
d9949a36 | 2946 | static int fwait_prefix; |
285ca992 L |
2947 | /* The active segment register prefix. */ |
2948 | static int active_seg_prefix; | |
f16cd0d5 L |
2949 | #define MAX_CODE_LENGTH 15 |
2950 | /* We can up to 14 prefixes since the maximum instruction length is | |
2951 | 15bytes. */ | |
2952 | static int all_prefixes[MAX_CODE_LENGTH - 1]; | |
252b5132 | 2953 | static disassemble_info *the_info; |
7967e09e L |
2954 | static struct |
2955 | { | |
2956 | int mod; | |
7967e09e | 2957 | int reg; |
484c222e | 2958 | int rm; |
7967e09e L |
2959 | } |
2960 | modrm; | |
4bba6815 | 2961 | static unsigned char need_modrm; |
dfc8cf43 L |
2962 | static struct |
2963 | { | |
2964 | int scale; | |
2965 | int index; | |
2966 | int base; | |
2967 | } | |
2968 | sib; | |
c0f3af97 L |
2969 | static struct |
2970 | { | |
2971 | int register_specifier; | |
2972 | int length; | |
2973 | int prefix; | |
2974 | int w; | |
43234a1e L |
2975 | int evex; |
2976 | int r; | |
2977 | int v; | |
2978 | int mask_register_specifier; | |
2979 | int zeroing; | |
2980 | int ll; | |
2981 | int b; | |
c0f3af97 L |
2982 | } |
2983 | vex; | |
2984 | static unsigned char need_vex; | |
2985 | static unsigned char need_vex_reg; | |
dae39acc | 2986 | static unsigned char vex_w_done; |
252b5132 | 2987 | |
ea397f5b L |
2988 | struct op |
2989 | { | |
2990 | const char *name; | |
2991 | unsigned int len; | |
2992 | }; | |
2993 | ||
4bba6815 AM |
2994 | /* If we are accessing mod/rm/reg without need_modrm set, then the |
2995 | values are stale. Hitting this abort likely indicates that you | |
2996 | need to update onebyte_has_modrm or twobyte_has_modrm. */ | |
2997 | #define MODRM_CHECK if (!need_modrm) abort () | |
2998 | ||
d708bcba AM |
2999 | static const char **names64; |
3000 | static const char **names32; | |
3001 | static const char **names16; | |
3002 | static const char **names8; | |
3003 | static const char **names8rex; | |
3004 | static const char **names_seg; | |
db51cc60 L |
3005 | static const char *index64; |
3006 | static const char *index32; | |
d708bcba | 3007 | static const char **index16; |
7e8b059b | 3008 | static const char **names_bnd; |
d708bcba AM |
3009 | |
3010 | static const char *intel_names64[] = { | |
3011 | "rax", "rcx", "rdx", "rbx", "rsp", "rbp", "rsi", "rdi", | |
3012 | "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15" | |
3013 | }; | |
3014 | static const char *intel_names32[] = { | |
3015 | "eax", "ecx", "edx", "ebx", "esp", "ebp", "esi", "edi", | |
3016 | "r8d", "r9d", "r10d", "r11d", "r12d", "r13d", "r14d", "r15d" | |
3017 | }; | |
3018 | static const char *intel_names16[] = { | |
3019 | "ax", "cx", "dx", "bx", "sp", "bp", "si", "di", | |
3020 | "r8w", "r9w", "r10w", "r11w", "r12w", "r13w", "r14w", "r15w" | |
3021 | }; | |
3022 | static const char *intel_names8[] = { | |
3023 | "al", "cl", "dl", "bl", "ah", "ch", "dh", "bh", | |
3024 | }; | |
3025 | static const char *intel_names8rex[] = { | |
3026 | "al", "cl", "dl", "bl", "spl", "bpl", "sil", "dil", | |
3027 | "r8b", "r9b", "r10b", "r11b", "r12b", "r13b", "r14b", "r15b" | |
3028 | }; | |
3029 | static const char *intel_names_seg[] = { | |
3030 | "es", "cs", "ss", "ds", "fs", "gs", "?", "?", | |
3031 | }; | |
db51cc60 L |
3032 | static const char *intel_index64 = "riz"; |
3033 | static const char *intel_index32 = "eiz"; | |
d708bcba AM |
3034 | static const char *intel_index16[] = { |
3035 | "bx+si", "bx+di", "bp+si", "bp+di", "si", "di", "bp", "bx" | |
3036 | }; | |
3037 | ||
3038 | static const char *att_names64[] = { | |
3039 | "%rax", "%rcx", "%rdx", "%rbx", "%rsp", "%rbp", "%rsi", "%rdi", | |
52b15da3 JH |
3040 | "%r8", "%r9", "%r10", "%r11", "%r12", "%r13", "%r14", "%r15" |
3041 | }; | |
d708bcba AM |
3042 | static const char *att_names32[] = { |
3043 | "%eax", "%ecx", "%edx", "%ebx", "%esp", "%ebp", "%esi", "%edi", | |
52b15da3 | 3044 | "%r8d", "%r9d", "%r10d", "%r11d", "%r12d", "%r13d", "%r14d", "%r15d" |
252b5132 | 3045 | }; |
d708bcba AM |
3046 | static const char *att_names16[] = { |
3047 | "%ax", "%cx", "%dx", "%bx", "%sp", "%bp", "%si", "%di", | |
52b15da3 | 3048 | "%r8w", "%r9w", "%r10w", "%r11w", "%r12w", "%r13w", "%r14w", "%r15w" |
252b5132 | 3049 | }; |
d708bcba AM |
3050 | static const char *att_names8[] = { |
3051 | "%al", "%cl", "%dl", "%bl", "%ah", "%ch", "%dh", "%bh", | |
252b5132 | 3052 | }; |
d708bcba AM |
3053 | static const char *att_names8rex[] = { |
3054 | "%al", "%cl", "%dl", "%bl", "%spl", "%bpl", "%sil", "%dil", | |
52b15da3 JH |
3055 | "%r8b", "%r9b", "%r10b", "%r11b", "%r12b", "%r13b", "%r14b", "%r15b" |
3056 | }; | |
d708bcba AM |
3057 | static const char *att_names_seg[] = { |
3058 | "%es", "%cs", "%ss", "%ds", "%fs", "%gs", "%?", "%?", | |
252b5132 | 3059 | }; |
db51cc60 L |
3060 | static const char *att_index64 = "%riz"; |
3061 | static const char *att_index32 = "%eiz"; | |
d708bcba AM |
3062 | static const char *att_index16[] = { |
3063 | "%bx,%si", "%bx,%di", "%bp,%si", "%bp,%di", "%si", "%di", "%bp", "%bx" | |
252b5132 RH |
3064 | }; |
3065 | ||
b9733481 L |
3066 | static const char **names_mm; |
3067 | static const char *intel_names_mm[] = { | |
3068 | "mm0", "mm1", "mm2", "mm3", | |
3069 | "mm4", "mm5", "mm6", "mm7" | |
3070 | }; | |
3071 | static const char *att_names_mm[] = { | |
3072 | "%mm0", "%mm1", "%mm2", "%mm3", | |
3073 | "%mm4", "%mm5", "%mm6", "%mm7" | |
3074 | }; | |
3075 | ||
7e8b059b L |
3076 | static const char *intel_names_bnd[] = { |
3077 | "bnd0", "bnd1", "bnd2", "bnd3" | |
3078 | }; | |
3079 | ||
3080 | static const char *att_names_bnd[] = { | |
3081 | "%bnd0", "%bnd1", "%bnd2", "%bnd3" | |
3082 | }; | |
3083 | ||
b9733481 L |
3084 | static const char **names_xmm; |
3085 | static const char *intel_names_xmm[] = { | |
3086 | "xmm0", "xmm1", "xmm2", "xmm3", | |
3087 | "xmm4", "xmm5", "xmm6", "xmm7", | |
3088 | "xmm8", "xmm9", "xmm10", "xmm11", | |
43234a1e L |
3089 | "xmm12", "xmm13", "xmm14", "xmm15", |
3090 | "xmm16", "xmm17", "xmm18", "xmm19", | |
3091 | "xmm20", "xmm21", "xmm22", "xmm23", | |
3092 | "xmm24", "xmm25", "xmm26", "xmm27", | |
3093 | "xmm28", "xmm29", "xmm30", "xmm31" | |
b9733481 L |
3094 | }; |
3095 | static const char *att_names_xmm[] = { | |
3096 | "%xmm0", "%xmm1", "%xmm2", "%xmm3", | |
3097 | "%xmm4", "%xmm5", "%xmm6", "%xmm7", | |
3098 | "%xmm8", "%xmm9", "%xmm10", "%xmm11", | |
43234a1e L |
3099 | "%xmm12", "%xmm13", "%xmm14", "%xmm15", |
3100 | "%xmm16", "%xmm17", "%xmm18", "%xmm19", | |
3101 | "%xmm20", "%xmm21", "%xmm22", "%xmm23", | |
3102 | "%xmm24", "%xmm25", "%xmm26", "%xmm27", | |
3103 | "%xmm28", "%xmm29", "%xmm30", "%xmm31" | |
b9733481 L |
3104 | }; |
3105 | ||
3106 | static const char **names_ymm; | |
3107 | static const char *intel_names_ymm[] = { | |
3108 | "ymm0", "ymm1", "ymm2", "ymm3", | |
3109 | "ymm4", "ymm5", "ymm6", "ymm7", | |
3110 | "ymm8", "ymm9", "ymm10", "ymm11", | |
43234a1e L |
3111 | "ymm12", "ymm13", "ymm14", "ymm15", |
3112 | "ymm16", "ymm17", "ymm18", "ymm19", | |
3113 | "ymm20", "ymm21", "ymm22", "ymm23", | |
3114 | "ymm24", "ymm25", "ymm26", "ymm27", | |
3115 | "ymm28", "ymm29", "ymm30", "ymm31" | |
b9733481 L |
3116 | }; |
3117 | static const char *att_names_ymm[] = { | |
3118 | "%ymm0", "%ymm1", "%ymm2", "%ymm3", | |
3119 | "%ymm4", "%ymm5", "%ymm6", "%ymm7", | |
3120 | "%ymm8", "%ymm9", "%ymm10", "%ymm11", | |
43234a1e L |
3121 | "%ymm12", "%ymm13", "%ymm14", "%ymm15", |
3122 | "%ymm16", "%ymm17", "%ymm18", "%ymm19", | |
3123 | "%ymm20", "%ymm21", "%ymm22", "%ymm23", | |
3124 | "%ymm24", "%ymm25", "%ymm26", "%ymm27", | |
3125 | "%ymm28", "%ymm29", "%ymm30", "%ymm31" | |
3126 | }; | |
3127 | ||
3128 | static const char **names_zmm; | |
3129 | static const char *intel_names_zmm[] = { | |
3130 | "zmm0", "zmm1", "zmm2", "zmm3", | |
3131 | "zmm4", "zmm5", "zmm6", "zmm7", | |
3132 | "zmm8", "zmm9", "zmm10", "zmm11", | |
3133 | "zmm12", "zmm13", "zmm14", "zmm15", | |
3134 | "zmm16", "zmm17", "zmm18", "zmm19", | |
3135 | "zmm20", "zmm21", "zmm22", "zmm23", | |
3136 | "zmm24", "zmm25", "zmm26", "zmm27", | |
3137 | "zmm28", "zmm29", "zmm30", "zmm31" | |
3138 | }; | |
3139 | static const char *att_names_zmm[] = { | |
3140 | "%zmm0", "%zmm1", "%zmm2", "%zmm3", | |
3141 | "%zmm4", "%zmm5", "%zmm6", "%zmm7", | |
3142 | "%zmm8", "%zmm9", "%zmm10", "%zmm11", | |
3143 | "%zmm12", "%zmm13", "%zmm14", "%zmm15", | |
3144 | "%zmm16", "%zmm17", "%zmm18", "%zmm19", | |
3145 | "%zmm20", "%zmm21", "%zmm22", "%zmm23", | |
3146 | "%zmm24", "%zmm25", "%zmm26", "%zmm27", | |
3147 | "%zmm28", "%zmm29", "%zmm30", "%zmm31" | |
3148 | }; | |
3149 | ||
3150 | static const char **names_mask; | |
3151 | static const char *intel_names_mask[] = { | |
3152 | "k0", "k1", "k2", "k3", "k4", "k5", "k6", "k7" | |
3153 | }; | |
3154 | static const char *att_names_mask[] = { | |
3155 | "%k0", "%k1", "%k2", "%k3", "%k4", "%k5", "%k6", "%k7" | |
3156 | }; | |
3157 | ||
3158 | static const char *names_rounding[] = | |
3159 | { | |
3160 | "{rn-sae}", | |
3161 | "{rd-sae}", | |
3162 | "{ru-sae}", | |
3163 | "{rz-sae}" | |
b9733481 L |
3164 | }; |
3165 | ||
1ceb70f8 L |
3166 | static const struct dis386 reg_table[][8] = { |
3167 | /* REG_80 */ | |
252b5132 | 3168 | { |
bf890a93 IT |
3169 | { "addA", { Ebh1, Ib }, 0 }, |
3170 | { "orA", { Ebh1, Ib }, 0 }, | |
3171 | { "adcA", { Ebh1, Ib }, 0 }, | |
3172 | { "sbbA", { Ebh1, Ib }, 0 }, | |
3173 | { "andA", { Ebh1, Ib }, 0 }, | |
3174 | { "subA", { Ebh1, Ib }, 0 }, | |
3175 | { "xorA", { Ebh1, Ib }, 0 }, | |
3176 | { "cmpA", { Eb, Ib }, 0 }, | |
252b5132 | 3177 | }, |
1ceb70f8 | 3178 | /* REG_81 */ |
252b5132 | 3179 | { |
bf890a93 IT |
3180 | { "addQ", { Evh1, Iv }, 0 }, |
3181 | { "orQ", { Evh1, Iv }, 0 }, | |
3182 | { "adcQ", { Evh1, Iv }, 0 }, | |
3183 | { "sbbQ", { Evh1, Iv }, 0 }, | |
3184 | { "andQ", { Evh1, Iv }, 0 }, | |
3185 | { "subQ", { Evh1, Iv }, 0 }, | |
3186 | { "xorQ", { Evh1, Iv }, 0 }, | |
3187 | { "cmpQ", { Ev, Iv }, 0 }, | |
252b5132 | 3188 | }, |
7148c369 | 3189 | /* REG_83 */ |
252b5132 | 3190 | { |
bf890a93 IT |
3191 | { "addQ", { Evh1, sIb }, 0 }, |
3192 | { "orQ", { Evh1, sIb }, 0 }, | |
3193 | { "adcQ", { Evh1, sIb }, 0 }, | |
3194 | { "sbbQ", { Evh1, sIb }, 0 }, | |
3195 | { "andQ", { Evh1, sIb }, 0 }, | |
3196 | { "subQ", { Evh1, sIb }, 0 }, | |
3197 | { "xorQ", { Evh1, sIb }, 0 }, | |
3198 | { "cmpQ", { Ev, sIb }, 0 }, | |
252b5132 | 3199 | }, |
1ceb70f8 | 3200 | /* REG_8F */ |
4e7d34a6 | 3201 | { |
bf890a93 | 3202 | { "popU", { stackEv }, 0 }, |
c48244a5 | 3203 | { XOP_8F_TABLE (XOP_09) }, |
592d1631 L |
3204 | { Bad_Opcode }, |
3205 | { Bad_Opcode }, | |
3206 | { Bad_Opcode }, | |
f88c9eb0 | 3207 | { XOP_8F_TABLE (XOP_09) }, |
4e7d34a6 | 3208 | }, |
1ceb70f8 | 3209 | /* REG_C0 */ |
252b5132 | 3210 | { |
bf890a93 IT |
3211 | { "rolA", { Eb, Ib }, 0 }, |
3212 | { "rorA", { Eb, Ib }, 0 }, | |
3213 | { "rclA", { Eb, Ib }, 0 }, | |
3214 | { "rcrA", { Eb, Ib }, 0 }, | |
3215 | { "shlA", { Eb, Ib }, 0 }, | |
3216 | { "shrA", { Eb, Ib }, 0 }, | |
e4bdd679 | 3217 | { "shlA", { Eb, Ib }, 0 }, |
bf890a93 | 3218 | { "sarA", { Eb, Ib }, 0 }, |
252b5132 | 3219 | }, |
1ceb70f8 | 3220 | /* REG_C1 */ |
252b5132 | 3221 | { |
bf890a93 IT |
3222 | { "rolQ", { Ev, Ib }, 0 }, |
3223 | { "rorQ", { Ev, Ib }, 0 }, | |
3224 | { "rclQ", { Ev, Ib }, 0 }, | |
3225 | { "rcrQ", { Ev, Ib }, 0 }, | |
3226 | { "shlQ", { Ev, Ib }, 0 }, | |
3227 | { "shrQ", { Ev, Ib }, 0 }, | |
e4bdd679 | 3228 | { "shlQ", { Ev, Ib }, 0 }, |
bf890a93 | 3229 | { "sarQ", { Ev, Ib }, 0 }, |
252b5132 | 3230 | }, |
1ceb70f8 | 3231 | /* REG_C6 */ |
4e7d34a6 | 3232 | { |
bf890a93 | 3233 | { "movA", { Ebh3, Ib }, 0 }, |
42164a71 L |
3234 | { Bad_Opcode }, |
3235 | { Bad_Opcode }, | |
3236 | { Bad_Opcode }, | |
3237 | { Bad_Opcode }, | |
3238 | { Bad_Opcode }, | |
3239 | { Bad_Opcode }, | |
3240 | { MOD_TABLE (MOD_C6_REG_7) }, | |
4e7d34a6 | 3241 | }, |
1ceb70f8 | 3242 | /* REG_C7 */ |
4e7d34a6 | 3243 | { |
bf890a93 | 3244 | { "movQ", { Evh3, Iv }, 0 }, |
42164a71 L |
3245 | { Bad_Opcode }, |
3246 | { Bad_Opcode }, | |
3247 | { Bad_Opcode }, | |
3248 | { Bad_Opcode }, | |
3249 | { Bad_Opcode }, | |
3250 | { Bad_Opcode }, | |
3251 | { MOD_TABLE (MOD_C7_REG_7) }, | |
4e7d34a6 | 3252 | }, |
1ceb70f8 | 3253 | /* REG_D0 */ |
252b5132 | 3254 | { |
bf890a93 IT |
3255 | { "rolA", { Eb, I1 }, 0 }, |
3256 | { "rorA", { Eb, I1 }, 0 }, | |
3257 | { "rclA", { Eb, I1 }, 0 }, | |
3258 | { "rcrA", { Eb, I1 }, 0 }, | |
3259 | { "shlA", { Eb, I1 }, 0 }, | |
3260 | { "shrA", { Eb, I1 }, 0 }, | |
e4bdd679 | 3261 | { "shlA", { Eb, I1 }, 0 }, |
bf890a93 | 3262 | { "sarA", { Eb, I1 }, 0 }, |
252b5132 | 3263 | }, |
1ceb70f8 | 3264 | /* REG_D1 */ |
252b5132 | 3265 | { |
bf890a93 IT |
3266 | { "rolQ", { Ev, I1 }, 0 }, |
3267 | { "rorQ", { Ev, I1 }, 0 }, | |
3268 | { "rclQ", { Ev, I1 }, 0 }, | |
3269 | { "rcrQ", { Ev, I1 }, 0 }, | |
3270 | { "shlQ", { Ev, I1 }, 0 }, | |
3271 | { "shrQ", { Ev, I1 }, 0 }, | |
e4bdd679 | 3272 | { "shlQ", { Ev, I1 }, 0 }, |
bf890a93 | 3273 | { "sarQ", { Ev, I1 }, 0 }, |
252b5132 | 3274 | }, |
1ceb70f8 | 3275 | /* REG_D2 */ |
252b5132 | 3276 | { |
bf890a93 IT |
3277 | { "rolA", { Eb, CL }, 0 }, |
3278 | { "rorA", { Eb, CL }, 0 }, | |
3279 | { "rclA", { Eb, CL }, 0 }, | |
3280 | { "rcrA", { Eb, CL }, 0 }, | |
3281 | { "shlA", { Eb, CL }, 0 }, | |
3282 | { "shrA", { Eb, CL }, 0 }, | |
e4bdd679 | 3283 | { "shlA", { Eb, CL }, 0 }, |
bf890a93 | 3284 | { "sarA", { Eb, CL }, 0 }, |
252b5132 | 3285 | }, |
1ceb70f8 | 3286 | /* REG_D3 */ |
252b5132 | 3287 | { |
bf890a93 IT |
3288 | { "rolQ", { Ev, CL }, 0 }, |
3289 | { "rorQ", { Ev, CL }, 0 }, | |
3290 | { "rclQ", { Ev, CL }, 0 }, | |
3291 | { "rcrQ", { Ev, CL }, 0 }, | |
3292 | { "shlQ", { Ev, CL }, 0 }, | |
3293 | { "shrQ", { Ev, CL }, 0 }, | |
e4bdd679 | 3294 | { "shlQ", { Ev, CL }, 0 }, |
bf890a93 | 3295 | { "sarQ", { Ev, CL }, 0 }, |
252b5132 | 3296 | }, |
1ceb70f8 | 3297 | /* REG_F6 */ |
252b5132 | 3298 | { |
bf890a93 | 3299 | { "testA", { Eb, Ib }, 0 }, |
7db2c588 | 3300 | { "testA", { Eb, Ib }, 0 }, |
bf890a93 IT |
3301 | { "notA", { Ebh1 }, 0 }, |
3302 | { "negA", { Ebh1 }, 0 }, | |
3303 | { "mulA", { Eb }, 0 }, /* Don't print the implicit %al register, */ | |
3304 | { "imulA", { Eb }, 0 }, /* to distinguish these opcodes from other */ | |
3305 | { "divA", { Eb }, 0 }, /* mul/imul opcodes. Do the same for div */ | |
3306 | { "idivA", { Eb }, 0 }, /* and idiv for consistency. */ | |
252b5132 | 3307 | }, |
1ceb70f8 | 3308 | /* REG_F7 */ |
252b5132 | 3309 | { |
bf890a93 | 3310 | { "testQ", { Ev, Iv }, 0 }, |
7db2c588 | 3311 | { "testQ", { Ev, Iv }, 0 }, |
bf890a93 IT |
3312 | { "notQ", { Evh1 }, 0 }, |
3313 | { "negQ", { Evh1 }, 0 }, | |
3314 | { "mulQ", { Ev }, 0 }, /* Don't print the implicit register. */ | |
3315 | { "imulQ", { Ev }, 0 }, | |
3316 | { "divQ", { Ev }, 0 }, | |
3317 | { "idivQ", { Ev }, 0 }, | |
252b5132 | 3318 | }, |
1ceb70f8 | 3319 | /* REG_FE */ |
252b5132 | 3320 | { |
bf890a93 IT |
3321 | { "incA", { Ebh1 }, 0 }, |
3322 | { "decA", { Ebh1 }, 0 }, | |
252b5132 | 3323 | }, |
1ceb70f8 | 3324 | /* REG_FF */ |
252b5132 | 3325 | { |
bf890a93 IT |
3326 | { "incQ", { Evh1 }, 0 }, |
3327 | { "decQ", { Evh1 }, 0 }, | |
9fef80d6 | 3328 | { "call{&|}", { NOTRACK, indirEv, BND }, 0 }, |
4a357820 | 3329 | { MOD_TABLE (MOD_FF_REG_3) }, |
9fef80d6 | 3330 | { "jmp{&|}", { NOTRACK, indirEv, BND }, 0 }, |
4a357820 | 3331 | { MOD_TABLE (MOD_FF_REG_5) }, |
bf890a93 | 3332 | { "pushU", { stackEv }, 0 }, |
592d1631 | 3333 | { Bad_Opcode }, |
252b5132 | 3334 | }, |
1ceb70f8 | 3335 | /* REG_0F00 */ |
252b5132 | 3336 | { |
bf890a93 IT |
3337 | { "sldtD", { Sv }, 0 }, |
3338 | { "strD", { Sv }, 0 }, | |
3339 | { "lldt", { Ew }, 0 }, | |
3340 | { "ltr", { Ew }, 0 }, | |
3341 | { "verr", { Ew }, 0 }, | |
3342 | { "verw", { Ew }, 0 }, | |
592d1631 L |
3343 | { Bad_Opcode }, |
3344 | { Bad_Opcode }, | |
252b5132 | 3345 | }, |
1ceb70f8 | 3346 | /* REG_0F01 */ |
252b5132 | 3347 | { |
1ceb70f8 L |
3348 | { MOD_TABLE (MOD_0F01_REG_0) }, |
3349 | { MOD_TABLE (MOD_0F01_REG_1) }, | |
3350 | { MOD_TABLE (MOD_0F01_REG_2) }, | |
3351 | { MOD_TABLE (MOD_0F01_REG_3) }, | |
bf890a93 | 3352 | { "smswD", { Sv }, 0 }, |
8eab4136 | 3353 | { MOD_TABLE (MOD_0F01_REG_5) }, |
bf890a93 | 3354 | { "lmsw", { Ew }, 0 }, |
1ceb70f8 | 3355 | { MOD_TABLE (MOD_0F01_REG_7) }, |
252b5132 | 3356 | }, |
b5b1fc4f | 3357 | /* REG_0F0D */ |
252b5132 | 3358 | { |
bf890a93 IT |
3359 | { "prefetch", { Mb }, 0 }, |
3360 | { "prefetchw", { Mb }, 0 }, | |
3361 | { "prefetchwt1", { Mb }, 0 }, | |
3362 | { "prefetch", { Mb }, 0 }, | |
3363 | { "prefetch", { Mb }, 0 }, | |
3364 | { "prefetch", { Mb }, 0 }, | |
3365 | { "prefetch", { Mb }, 0 }, | |
3366 | { "prefetch", { Mb }, 0 }, | |
252b5132 | 3367 | }, |
1ceb70f8 | 3368 | /* REG_0F18 */ |
252b5132 | 3369 | { |
1ceb70f8 L |
3370 | { MOD_TABLE (MOD_0F18_REG_0) }, |
3371 | { MOD_TABLE (MOD_0F18_REG_1) }, | |
3372 | { MOD_TABLE (MOD_0F18_REG_2) }, | |
3373 | { MOD_TABLE (MOD_0F18_REG_3) }, | |
d7189fa5 RM |
3374 | { MOD_TABLE (MOD_0F18_REG_4) }, |
3375 | { MOD_TABLE (MOD_0F18_REG_5) }, | |
3376 | { MOD_TABLE (MOD_0F18_REG_6) }, | |
3377 | { MOD_TABLE (MOD_0F18_REG_7) }, | |
252b5132 | 3378 | }, |
f8687e93 | 3379 | /* REG_0F1C_P_0_MOD_0 */ |
c48935d7 IT |
3380 | { |
3381 | { "cldemote", { Mb }, 0 }, | |
3382 | { "nopQ", { Ev }, 0 }, | |
3383 | { "nopQ", { Ev }, 0 }, | |
3384 | { "nopQ", { Ev }, 0 }, | |
3385 | { "nopQ", { Ev }, 0 }, | |
3386 | { "nopQ", { Ev }, 0 }, | |
3387 | { "nopQ", { Ev }, 0 }, | |
3388 | { "nopQ", { Ev }, 0 }, | |
3389 | }, | |
f8687e93 | 3390 | /* REG_0F1E_P_1_MOD_3 */ |
603555e5 L |
3391 | { |
3392 | { "nopQ", { Ev }, 0 }, | |
3393 | { "rdsspK", { Rdq }, PREFIX_OPCODE }, | |
3394 | { "nopQ", { Ev }, 0 }, | |
3395 | { "nopQ", { Ev }, 0 }, | |
3396 | { "nopQ", { Ev }, 0 }, | |
3397 | { "nopQ", { Ev }, 0 }, | |
3398 | { "nopQ", { Ev }, 0 }, | |
f8687e93 | 3399 | { RM_TABLE (RM_0F1E_P_1_MOD_3_REG_7) }, |
603555e5 | 3400 | }, |
1ceb70f8 | 3401 | /* REG_0F71 */ |
a6bd098c | 3402 | { |
592d1631 L |
3403 | { Bad_Opcode }, |
3404 | { Bad_Opcode }, | |
1ceb70f8 | 3405 | { MOD_TABLE (MOD_0F71_REG_2) }, |
592d1631 | 3406 | { Bad_Opcode }, |
1ceb70f8 | 3407 | { MOD_TABLE (MOD_0F71_REG_4) }, |
592d1631 | 3408 | { Bad_Opcode }, |
1ceb70f8 | 3409 | { MOD_TABLE (MOD_0F71_REG_6) }, |
a6bd098c | 3410 | }, |
1ceb70f8 | 3411 | /* REG_0F72 */ |
a6bd098c | 3412 | { |
592d1631 L |
3413 | { Bad_Opcode }, |
3414 | { Bad_Opcode }, | |
1ceb70f8 | 3415 | { MOD_TABLE (MOD_0F72_REG_2) }, |
592d1631 | 3416 | { Bad_Opcode }, |
1ceb70f8 | 3417 | { MOD_TABLE (MOD_0F72_REG_4) }, |
592d1631 | 3418 | { Bad_Opcode }, |
1ceb70f8 | 3419 | { MOD_TABLE (MOD_0F72_REG_6) }, |
a6bd098c | 3420 | }, |
1ceb70f8 | 3421 | /* REG_0F73 */ |
252b5132 | 3422 | { |
592d1631 L |
3423 | { Bad_Opcode }, |
3424 | { Bad_Opcode }, | |
1ceb70f8 L |
3425 | { MOD_TABLE (MOD_0F73_REG_2) }, |
3426 | { MOD_TABLE (MOD_0F73_REG_3) }, | |
592d1631 L |
3427 | { Bad_Opcode }, |
3428 | { Bad_Opcode }, | |
1ceb70f8 L |
3429 | { MOD_TABLE (MOD_0F73_REG_6) }, |
3430 | { MOD_TABLE (MOD_0F73_REG_7) }, | |
252b5132 | 3431 | }, |
1ceb70f8 | 3432 | /* REG_0FA6 */ |
252b5132 | 3433 | { |
bf890a93 IT |
3434 | { "montmul", { { OP_0f07, 0 } }, 0 }, |
3435 | { "xsha1", { { OP_0f07, 0 } }, 0 }, | |
3436 | { "xsha256", { { OP_0f07, 0 } }, 0 }, | |
4e7d34a6 | 3437 | }, |
1ceb70f8 | 3438 | /* REG_0FA7 */ |
4e7d34a6 | 3439 | { |
bf890a93 IT |
3440 | { "xstore-rng", { { OP_0f07, 0 } }, 0 }, |
3441 | { "xcrypt-ecb", { { OP_0f07, 0 } }, 0 }, | |
3442 | { "xcrypt-cbc", { { OP_0f07, 0 } }, 0 }, | |
3443 | { "xcrypt-ctr", { { OP_0f07, 0 } }, 0 }, | |
3444 | { "xcrypt-cfb", { { OP_0f07, 0 } }, 0 }, | |
3445 | { "xcrypt-ofb", { { OP_0f07, 0 } }, 0 }, | |
4e7d34a6 | 3446 | }, |
1ceb70f8 | 3447 | /* REG_0FAE */ |
4e7d34a6 | 3448 | { |
1ceb70f8 L |
3449 | { MOD_TABLE (MOD_0FAE_REG_0) }, |
3450 | { MOD_TABLE (MOD_0FAE_REG_1) }, | |
3451 | { MOD_TABLE (MOD_0FAE_REG_2) }, | |
3452 | { MOD_TABLE (MOD_0FAE_REG_3) }, | |
475a2301 | 3453 | { MOD_TABLE (MOD_0FAE_REG_4) }, |
1ceb70f8 L |
3454 | { MOD_TABLE (MOD_0FAE_REG_5) }, |
3455 | { MOD_TABLE (MOD_0FAE_REG_6) }, | |
3456 | { MOD_TABLE (MOD_0FAE_REG_7) }, | |
252b5132 | 3457 | }, |
1ceb70f8 | 3458 | /* REG_0FBA */ |
252b5132 | 3459 | { |
592d1631 L |
3460 | { Bad_Opcode }, |
3461 | { Bad_Opcode }, | |
3462 | { Bad_Opcode }, | |
3463 | { Bad_Opcode }, | |
bf890a93 IT |
3464 | { "btQ", { Ev, Ib }, 0 }, |
3465 | { "btsQ", { Evh1, Ib }, 0 }, | |
3466 | { "btrQ", { Evh1, Ib }, 0 }, | |
3467 | { "btcQ", { Evh1, Ib }, 0 }, | |
c608c12e | 3468 | }, |
1ceb70f8 | 3469 | /* REG_0FC7 */ |
c608c12e | 3470 | { |
592d1631 | 3471 | { Bad_Opcode }, |
bf890a93 | 3472 | { "cmpxchg8b", { { CMPXCHG8B_Fixup, q_mode } }, 0 }, |
592d1631 | 3473 | { Bad_Opcode }, |
963f3586 IT |
3474 | { MOD_TABLE (MOD_0FC7_REG_3) }, |
3475 | { MOD_TABLE (MOD_0FC7_REG_4) }, | |
3476 | { MOD_TABLE (MOD_0FC7_REG_5) }, | |
1ceb70f8 L |
3477 | { MOD_TABLE (MOD_0FC7_REG_6) }, |
3478 | { MOD_TABLE (MOD_0FC7_REG_7) }, | |
252b5132 | 3479 | }, |
592a252b | 3480 | /* REG_VEX_0F71 */ |
c0f3af97 | 3481 | { |
592d1631 L |
3482 | { Bad_Opcode }, |
3483 | { Bad_Opcode }, | |
592a252b | 3484 | { MOD_TABLE (MOD_VEX_0F71_REG_2) }, |
592d1631 | 3485 | { Bad_Opcode }, |
592a252b | 3486 | { MOD_TABLE (MOD_VEX_0F71_REG_4) }, |
592d1631 | 3487 | { Bad_Opcode }, |
592a252b | 3488 | { MOD_TABLE (MOD_VEX_0F71_REG_6) }, |
c0f3af97 | 3489 | }, |
592a252b | 3490 | /* REG_VEX_0F72 */ |
c0f3af97 | 3491 | { |
592d1631 L |
3492 | { Bad_Opcode }, |
3493 | { Bad_Opcode }, | |
592a252b | 3494 | { MOD_TABLE (MOD_VEX_0F72_REG_2) }, |
592d1631 | 3495 | { Bad_Opcode }, |
592a252b | 3496 | { MOD_TABLE (MOD_VEX_0F72_REG_4) }, |
592d1631 | 3497 | { Bad_Opcode }, |
592a252b | 3498 | { MOD_TABLE (MOD_VEX_0F72_REG_6) }, |
c0f3af97 | 3499 | }, |
592a252b | 3500 | /* REG_VEX_0F73 */ |
c0f3af97 | 3501 | { |
592d1631 L |
3502 | { Bad_Opcode }, |
3503 | { Bad_Opcode }, | |
592a252b L |
3504 | { MOD_TABLE (MOD_VEX_0F73_REG_2) }, |
3505 | { MOD_TABLE (MOD_VEX_0F73_REG_3) }, | |
592d1631 L |
3506 | { Bad_Opcode }, |
3507 | { Bad_Opcode }, | |
592a252b L |
3508 | { MOD_TABLE (MOD_VEX_0F73_REG_6) }, |
3509 | { MOD_TABLE (MOD_VEX_0F73_REG_7) }, | |
c0f3af97 | 3510 | }, |
592a252b | 3511 | /* REG_VEX_0FAE */ |
c0f3af97 | 3512 | { |
592d1631 L |
3513 | { Bad_Opcode }, |
3514 | { Bad_Opcode }, | |
592a252b L |
3515 | { MOD_TABLE (MOD_VEX_0FAE_REG_2) }, |
3516 | { MOD_TABLE (MOD_VEX_0FAE_REG_3) }, | |
c0f3af97 | 3517 | }, |
f12dc422 L |
3518 | /* REG_VEX_0F38F3 */ |
3519 | { | |
3520 | { Bad_Opcode }, | |
3521 | { PREFIX_TABLE (PREFIX_VEX_0F38F3_REG_1) }, | |
3522 | { PREFIX_TABLE (PREFIX_VEX_0F38F3_REG_2) }, | |
3523 | { PREFIX_TABLE (PREFIX_VEX_0F38F3_REG_3) }, | |
3524 | }, | |
f88c9eb0 SP |
3525 | /* REG_XOP_LWPCB */ |
3526 | { | |
bf890a93 IT |
3527 | { "llwpcb", { { OP_LWPCB_E, 0 } }, 0 }, |
3528 | { "slwpcb", { { OP_LWPCB_E, 0 } }, 0 }, | |
f88c9eb0 SP |
3529 | }, |
3530 | /* REG_XOP_LWP */ | |
3531 | { | |
c1dc7af5 JB |
3532 | { "lwpins", { { OP_LWP_E, 0 }, Ed, Id }, 0 }, |
3533 | { "lwpval", { { OP_LWP_E, 0 }, Ed, Id }, 0 }, | |
f88c9eb0 | 3534 | }, |
2a2a0f38 QN |
3535 | /* REG_XOP_TBM_01 */ |
3536 | { | |
3537 | { Bad_Opcode }, | |
c1dc7af5 JB |
3538 | { "blcfill", { { OP_LWP_E, 0 }, Edq }, 0 }, |
3539 | { "blsfill", { { OP_LWP_E, 0 }, Edq }, 0 }, | |
3540 | { "blcs", { { OP_LWP_E, 0 }, Edq }, 0 }, | |
3541 | { "tzmsk", { { OP_LWP_E, 0 }, Edq }, 0 }, | |
3542 | { "blcic", { { OP_LWP_E, 0 }, Edq }, 0 }, | |
3543 | { "blsic", { { OP_LWP_E, 0 }, Edq }, 0 }, | |
3544 | { "t1mskc", { { OP_LWP_E, 0 }, Edq }, 0 }, | |
2a2a0f38 QN |
3545 | }, |
3546 | /* REG_XOP_TBM_02 */ | |
3547 | { | |
3548 | { Bad_Opcode }, | |
c1dc7af5 | 3549 | { "blcmsk", { { OP_LWP_E, 0 }, Edq }, 0 }, |
2a2a0f38 QN |
3550 | { Bad_Opcode }, |
3551 | { Bad_Opcode }, | |
3552 | { Bad_Opcode }, | |
3553 | { Bad_Opcode }, | |
c1dc7af5 | 3554 | { "blci", { { OP_LWP_E, 0 }, Edq }, 0 }, |
2a2a0f38 | 3555 | }, |
ad692897 L |
3556 | |
3557 | #include "i386-dis-evex-reg.h" | |
4e7d34a6 L |
3558 | }; |
3559 | ||
1ceb70f8 L |
3560 | static const struct dis386 prefix_table[][4] = { |
3561 | /* PREFIX_90 */ | |
252b5132 | 3562 | { |
bf890a93 IT |
3563 | { "xchgS", { { NOP_Fixup1, eAX_reg }, { NOP_Fixup2, eAX_reg } }, 0 }, |
3564 | { "pause", { XX }, 0 }, | |
3565 | { "xchgS", { { NOP_Fixup1, eAX_reg }, { NOP_Fixup2, eAX_reg } }, 0 }, | |
507bd325 | 3566 | { NULL, { { NULL, 0 } }, PREFIX_IGNORED } |
0f10071e | 3567 | }, |
4e7d34a6 | 3568 | |
f9630fa6 | 3569 | /* PREFIX_0F01_REG_3_RM_1 */ |
a847e322 JB |
3570 | { |
3571 | { "vmmcall", { Skip_MODRM }, 0 }, | |
3572 | { "vmgexit", { Skip_MODRM }, 0 }, | |
d27c357a JB |
3573 | { Bad_Opcode }, |
3574 | { "vmgexit", { Skip_MODRM }, 0 }, | |
a847e322 JB |
3575 | }, |
3576 | ||
f8687e93 | 3577 | /* PREFIX_0F01_REG_5_MOD_0 */ |
603555e5 L |
3578 | { |
3579 | { Bad_Opcode }, | |
3580 | { "rstorssp", { Mq }, PREFIX_OPCODE }, | |
3581 | }, | |
3582 | ||
f8687e93 | 3583 | /* PREFIX_0F01_REG_5_MOD_3_RM_0 */ |
603555e5 | 3584 | { |
4b27d27c | 3585 | { "serialize", { Skip_MODRM }, PREFIX_OPCODE }, |
2234eee6 | 3586 | { "setssbsy", { Skip_MODRM }, PREFIX_OPCODE }, |
bb651e8b | 3587 | { Bad_Opcode }, |
efe30057 | 3588 | { "xsusldtrk", { Skip_MODRM }, PREFIX_OPCODE }, |
bb651e8b CL |
3589 | }, |
3590 | ||
3591 | /* PREFIX_0F01_REG_5_MOD_3_RM_1 */ | |
3592 | { | |
3593 | { Bad_Opcode }, | |
3594 | { Bad_Opcode }, | |
3595 | { Bad_Opcode }, | |
3596 | { "xresldtrk", { Skip_MODRM }, PREFIX_OPCODE }, | |
603555e5 L |
3597 | }, |
3598 | ||
f8687e93 | 3599 | /* PREFIX_0F01_REG_5_MOD_3_RM_2 */ |
603555e5 L |
3600 | { |
3601 | { Bad_Opcode }, | |
c2f76402 | 3602 | { "saveprevssp", { Skip_MODRM }, PREFIX_OPCODE }, |
603555e5 L |
3603 | }, |
3604 | ||
267b8516 JB |
3605 | /* PREFIX_0F01_REG_7_MOD_3_RM_2 */ |
3606 | { | |
3607 | { "monitorx", { { OP_Monitor, 0 } }, 0 }, | |
142861df | 3608 | { "mcommit", { Skip_MODRM }, 0 }, |
267b8516 JB |
3609 | }, |
3610 | ||
3611 | /* PREFIX_0F01_REG_7_MOD_3_RM_3 */ | |
3612 | { | |
7abb8d81 | 3613 | { "mwaitx", { { OP_Mwait, eBX_reg } }, 0 }, |
267b8516 JB |
3614 | }, |
3615 | ||
3233d7d0 IT |
3616 | /* PREFIX_0F09 */ |
3617 | { | |
3618 | { "wbinvd", { XX }, 0 }, | |
3619 | { "wbnoinvd", { XX }, 0 }, | |
3620 | }, | |
3621 | ||
1ceb70f8 | 3622 | /* PREFIX_0F10 */ |
cc0ec051 | 3623 | { |
507bd325 L |
3624 | { "movups", { XM, EXx }, PREFIX_OPCODE }, |
3625 | { "movss", { XM, EXd }, PREFIX_OPCODE }, | |
3626 | { "movupd", { XM, EXx }, PREFIX_OPCODE }, | |
3627 | { "movsd", { XM, EXq }, PREFIX_OPCODE }, | |
30d1c836 | 3628 | }, |
4e7d34a6 | 3629 | |
1ceb70f8 | 3630 | /* PREFIX_0F11 */ |
30d1c836 | 3631 | { |
507bd325 L |
3632 | { "movups", { EXxS, XM }, PREFIX_OPCODE }, |
3633 | { "movss", { EXdS, XM }, PREFIX_OPCODE }, | |
3634 | { "movupd", { EXxS, XM }, PREFIX_OPCODE }, | |
3635 | { "movsd", { EXqS, XM }, PREFIX_OPCODE }, | |
4e7d34a6 | 3636 | }, |
252b5132 | 3637 | |
1ceb70f8 | 3638 | /* PREFIX_0F12 */ |
c608c12e | 3639 | { |
1ceb70f8 | 3640 | { MOD_TABLE (MOD_0F12_PREFIX_0) }, |
507bd325 | 3641 | { "movsldup", { XM, EXx }, PREFIX_OPCODE }, |
18897deb | 3642 | { MOD_TABLE (MOD_0F12_PREFIX_2) }, |
507bd325 | 3643 | { "movddup", { XM, EXq }, PREFIX_OPCODE }, |
c608c12e | 3644 | }, |
4e7d34a6 | 3645 | |
1ceb70f8 | 3646 | /* PREFIX_0F16 */ |
c608c12e | 3647 | { |
1ceb70f8 | 3648 | { MOD_TABLE (MOD_0F16_PREFIX_0) }, |
507bd325 | 3649 | { "movshdup", { XM, EXx }, PREFIX_OPCODE }, |
18897deb | 3650 | { MOD_TABLE (MOD_0F16_PREFIX_2) }, |
c608c12e | 3651 | }, |
4e7d34a6 | 3652 | |
7e8b059b L |
3653 | /* PREFIX_0F1A */ |
3654 | { | |
3655 | { MOD_TABLE (MOD_0F1A_PREFIX_0) }, | |
bf890a93 IT |
3656 | { "bndcl", { Gbnd, Ev_bnd }, 0 }, |
3657 | { "bndmov", { Gbnd, Ebnd }, 0 }, | |
3658 | { "bndcu", { Gbnd, Ev_bnd }, 0 }, | |
7e8b059b L |
3659 | }, |
3660 | ||
3661 | /* PREFIX_0F1B */ | |
3662 | { | |
3663 | { MOD_TABLE (MOD_0F1B_PREFIX_0) }, | |
3664 | { MOD_TABLE (MOD_0F1B_PREFIX_1) }, | |
9f79e886 | 3665 | { "bndmov", { EbndS, Gbnd }, 0 }, |
bf890a93 | 3666 | { "bndcn", { Gbnd, Ev_bnd }, 0 }, |
7e8b059b L |
3667 | }, |
3668 | ||
c48935d7 IT |
3669 | /* PREFIX_0F1C */ |
3670 | { | |
3671 | { MOD_TABLE (MOD_0F1C_PREFIX_0) }, | |
3672 | { "nopQ", { Ev }, PREFIX_OPCODE }, | |
3673 | { "nopQ", { Ev }, PREFIX_OPCODE }, | |
3674 | { "nopQ", { Ev }, PREFIX_OPCODE }, | |
3675 | }, | |
3676 | ||
603555e5 L |
3677 | /* PREFIX_0F1E */ |
3678 | { | |
3679 | { "nopQ", { Ev }, PREFIX_OPCODE }, | |
3680 | { MOD_TABLE (MOD_0F1E_PREFIX_1) }, | |
3681 | { "nopQ", { Ev }, PREFIX_OPCODE }, | |
3682 | { "nopQ", { Ev }, PREFIX_OPCODE }, | |
3683 | }, | |
3684 | ||
1ceb70f8 | 3685 | /* PREFIX_0F2A */ |
c608c12e | 3686 | { |
507bd325 | 3687 | { "cvtpi2ps", { XM, EMCq }, PREFIX_OPCODE }, |
e1a1babd | 3688 | { "cvtsi2ss%LQ", { XM, Edq }, PREFIX_OPCODE }, |
507bd325 | 3689 | { "cvtpi2pd", { XM, EMCq }, PREFIX_OPCODE }, |
e1a1babd | 3690 | { "cvtsi2sd%LQ", { XM, Edq }, 0 }, |
c608c12e | 3691 | }, |
4e7d34a6 | 3692 | |
1ceb70f8 | 3693 | /* PREFIX_0F2B */ |
c608c12e | 3694 | { |
75c135a8 L |
3695 | { MOD_TABLE (MOD_0F2B_PREFIX_0) }, |
3696 | { MOD_TABLE (MOD_0F2B_PREFIX_1) }, | |
3697 | { MOD_TABLE (MOD_0F2B_PREFIX_2) }, | |
3698 | { MOD_TABLE (MOD_0F2B_PREFIX_3) }, | |
c608c12e | 3699 | }, |
4e7d34a6 | 3700 | |
1ceb70f8 | 3701 | /* PREFIX_0F2C */ |
c608c12e | 3702 | { |
507bd325 | 3703 | { "cvttps2pi", { MXC, EXq }, PREFIX_OPCODE }, |
e1a1babd | 3704 | { "cvttss2si", { Gdq, EXd }, PREFIX_OPCODE }, |
507bd325 | 3705 | { "cvttpd2pi", { MXC, EXx }, PREFIX_OPCODE }, |
e1a1babd | 3706 | { "cvttsd2si", { Gdq, EXq }, PREFIX_OPCODE }, |
c608c12e | 3707 | }, |
4e7d34a6 | 3708 | |
1ceb70f8 | 3709 | /* PREFIX_0F2D */ |
c608c12e | 3710 | { |
507bd325 | 3711 | { "cvtps2pi", { MXC, EXq }, PREFIX_OPCODE }, |
e1a1babd | 3712 | { "cvtss2si", { Gdq, EXd }, PREFIX_OPCODE }, |
507bd325 | 3713 | { "cvtpd2pi", { MXC, EXx }, PREFIX_OPCODE }, |
e1a1babd | 3714 | { "cvtsd2si", { Gdq, EXq }, PREFIX_OPCODE }, |
c608c12e | 3715 | }, |
4e7d34a6 | 3716 | |
1ceb70f8 | 3717 | /* PREFIX_0F2E */ |
c608c12e | 3718 | { |
bf890a93 | 3719 | { "ucomiss",{ XM, EXd }, 0 }, |
592d1631 | 3720 | { Bad_Opcode }, |
bf890a93 | 3721 | { "ucomisd",{ XM, EXq }, 0 }, |
c608c12e | 3722 | }, |
4e7d34a6 | 3723 | |
1ceb70f8 | 3724 | /* PREFIX_0F2F */ |
c608c12e | 3725 | { |
bf890a93 | 3726 | { "comiss", { XM, EXd }, 0 }, |
592d1631 | 3727 | { Bad_Opcode }, |
bf890a93 | 3728 | { "comisd", { XM, EXq }, 0 }, |
c608c12e | 3729 | }, |
4e7d34a6 | 3730 | |
1ceb70f8 | 3731 | /* PREFIX_0F51 */ |
c608c12e | 3732 | { |
507bd325 L |
3733 | { "sqrtps", { XM, EXx }, PREFIX_OPCODE }, |
3734 | { "sqrtss", { XM, EXd }, PREFIX_OPCODE }, | |
3735 | { "sqrtpd", { XM, EXx }, PREFIX_OPCODE }, | |
3736 | { "sqrtsd", { XM, EXq }, PREFIX_OPCODE }, | |
c608c12e | 3737 | }, |
4e7d34a6 | 3738 | |
1ceb70f8 | 3739 | /* PREFIX_0F52 */ |
c608c12e | 3740 | { |
507bd325 L |
3741 | { "rsqrtps",{ XM, EXx }, PREFIX_OPCODE }, |
3742 | { "rsqrtss",{ XM, EXd }, PREFIX_OPCODE }, | |
c608c12e | 3743 | }, |
4e7d34a6 | 3744 | |
1ceb70f8 | 3745 | /* PREFIX_0F53 */ |
c608c12e | 3746 | { |
507bd325 L |
3747 | { "rcpps", { XM, EXx }, PREFIX_OPCODE }, |
3748 | { "rcpss", { XM, EXd }, PREFIX_OPCODE }, | |
c608c12e | 3749 | }, |
4e7d34a6 | 3750 | |
1ceb70f8 | 3751 | /* PREFIX_0F58 */ |
c608c12e | 3752 | { |
507bd325 L |
3753 | { "addps", { XM, EXx }, PREFIX_OPCODE }, |
3754 | { "addss", { XM, EXd }, PREFIX_OPCODE }, | |
3755 | { "addpd", { XM, EXx }, PREFIX_OPCODE }, | |
3756 | { "addsd", { XM, EXq }, PREFIX_OPCODE }, | |
c608c12e | 3757 | }, |
4e7d34a6 | 3758 | |
1ceb70f8 | 3759 | /* PREFIX_0F59 */ |
c608c12e | 3760 | { |
507bd325 L |
3761 | { "mulps", { XM, EXx }, PREFIX_OPCODE }, |
3762 | { "mulss", { XM, EXd }, PREFIX_OPCODE }, | |
3763 | { "mulpd", { XM, EXx }, PREFIX_OPCODE }, | |
3764 | { "mulsd", { XM, EXq }, PREFIX_OPCODE }, | |
041bd2e0 | 3765 | }, |
4e7d34a6 | 3766 | |
1ceb70f8 | 3767 | /* PREFIX_0F5A */ |
041bd2e0 | 3768 | { |
507bd325 L |
3769 | { "cvtps2pd", { XM, EXq }, PREFIX_OPCODE }, |
3770 | { "cvtss2sd", { XM, EXd }, PREFIX_OPCODE }, | |
3771 | { "cvtpd2ps", { XM, EXx }, PREFIX_OPCODE }, | |
3772 | { "cvtsd2ss", { XM, EXq }, PREFIX_OPCODE }, | |
041bd2e0 | 3773 | }, |
4e7d34a6 | 3774 | |
1ceb70f8 | 3775 | /* PREFIX_0F5B */ |
041bd2e0 | 3776 | { |
507bd325 L |
3777 | { "cvtdq2ps", { XM, EXx }, PREFIX_OPCODE }, |
3778 | { "cvttps2dq", { XM, EXx }, PREFIX_OPCODE }, | |
3779 | { "cvtps2dq", { XM, EXx }, PREFIX_OPCODE }, | |
041bd2e0 | 3780 | }, |
4e7d34a6 | 3781 | |
1ceb70f8 | 3782 | /* PREFIX_0F5C */ |
041bd2e0 | 3783 | { |
507bd325 L |
3784 | { "subps", { XM, EXx }, PREFIX_OPCODE }, |
3785 | { "subss", { XM, EXd }, PREFIX_OPCODE }, | |
3786 | { "subpd", { XM, EXx }, PREFIX_OPCODE }, | |
3787 | { "subsd", { XM, EXq }, PREFIX_OPCODE }, | |
041bd2e0 | 3788 | }, |
4e7d34a6 | 3789 | |
1ceb70f8 | 3790 | /* PREFIX_0F5D */ |
041bd2e0 | 3791 | { |
507bd325 L |
3792 | { "minps", { XM, EXx }, PREFIX_OPCODE }, |
3793 | { "minss", { XM, EXd }, PREFIX_OPCODE }, | |
3794 | { "minpd", { XM, EXx }, PREFIX_OPCODE }, | |
3795 | { "minsd", { XM, EXq }, PREFIX_OPCODE }, | |
041bd2e0 | 3796 | }, |
4e7d34a6 | 3797 | |
1ceb70f8 | 3798 | /* PREFIX_0F5E */ |
041bd2e0 | 3799 | { |
507bd325 L |
3800 | { "divps", { XM, EXx }, PREFIX_OPCODE }, |
3801 | { "divss", { XM, EXd }, PREFIX_OPCODE }, | |
3802 | { "divpd", { XM, EXx }, PREFIX_OPCODE }, | |
3803 | { "divsd", { XM, EXq }, PREFIX_OPCODE }, | |
041bd2e0 | 3804 | }, |
4e7d34a6 | 3805 | |
1ceb70f8 | 3806 | /* PREFIX_0F5F */ |
041bd2e0 | 3807 | { |
507bd325 L |
3808 | { "maxps", { XM, EXx }, PREFIX_OPCODE }, |
3809 | { "maxss", { XM, EXd }, PREFIX_OPCODE }, | |
3810 | { "maxpd", { XM, EXx }, PREFIX_OPCODE }, | |
3811 | { "maxsd", { XM, EXq }, PREFIX_OPCODE }, | |
041bd2e0 | 3812 | }, |
4e7d34a6 | 3813 | |
1ceb70f8 | 3814 | /* PREFIX_0F60 */ |
041bd2e0 | 3815 | { |
507bd325 | 3816 | { "punpcklbw",{ MX, EMd }, PREFIX_OPCODE }, |
592d1631 | 3817 | { Bad_Opcode }, |
507bd325 | 3818 | { "punpcklbw",{ MX, EMx }, PREFIX_OPCODE }, |
041bd2e0 | 3819 | }, |
4e7d34a6 | 3820 | |
1ceb70f8 | 3821 | /* PREFIX_0F61 */ |
041bd2e0 | 3822 | { |
507bd325 | 3823 | { "punpcklwd",{ MX, EMd }, PREFIX_OPCODE }, |
592d1631 | 3824 | { Bad_Opcode }, |
507bd325 | 3825 | { "punpcklwd",{ MX, EMx }, PREFIX_OPCODE }, |
041bd2e0 | 3826 | }, |
4e7d34a6 | 3827 | |
1ceb70f8 | 3828 | /* PREFIX_0F62 */ |
041bd2e0 | 3829 | { |
507bd325 | 3830 | { "punpckldq",{ MX, EMd }, PREFIX_OPCODE }, |
592d1631 | 3831 | { Bad_Opcode }, |
507bd325 | 3832 | { "punpckldq",{ MX, EMx }, PREFIX_OPCODE }, |
041bd2e0 | 3833 | }, |
4e7d34a6 | 3834 | |
1ceb70f8 | 3835 | /* PREFIX_0F6C */ |
041bd2e0 | 3836 | { |
592d1631 L |
3837 | { Bad_Opcode }, |
3838 | { Bad_Opcode }, | |
507bd325 | 3839 | { "punpcklqdq", { XM, EXx }, PREFIX_OPCODE }, |
0f17484f | 3840 | }, |
4e7d34a6 | 3841 | |
1ceb70f8 | 3842 | /* PREFIX_0F6D */ |
0f17484f | 3843 | { |
592d1631 L |
3844 | { Bad_Opcode }, |
3845 | { Bad_Opcode }, | |
507bd325 | 3846 | { "punpckhqdq", { XM, EXx }, PREFIX_OPCODE }, |
041bd2e0 | 3847 | }, |
4e7d34a6 | 3848 | |
1ceb70f8 | 3849 | /* PREFIX_0F6F */ |
ca164297 | 3850 | { |
507bd325 L |
3851 | { "movq", { MX, EM }, PREFIX_OPCODE }, |
3852 | { "movdqu", { XM, EXx }, PREFIX_OPCODE }, | |
3853 | { "movdqa", { XM, EXx }, PREFIX_OPCODE }, | |
ca164297 | 3854 | }, |
4e7d34a6 | 3855 | |
1ceb70f8 | 3856 | /* PREFIX_0F70 */ |
4e7d34a6 | 3857 | { |
507bd325 L |
3858 | { "pshufw", { MX, EM, Ib }, PREFIX_OPCODE }, |
3859 | { "pshufhw",{ XM, EXx, Ib }, PREFIX_OPCODE }, | |
3860 | { "pshufd", { XM, EXx, Ib }, PREFIX_OPCODE }, | |
3861 | { "pshuflw",{ XM, EXx, Ib }, PREFIX_OPCODE }, | |
4e7d34a6 L |
3862 | }, |
3863 | ||
92fddf8e L |
3864 | /* PREFIX_0F73_REG_3 */ |
3865 | { | |
592d1631 L |
3866 | { Bad_Opcode }, |
3867 | { Bad_Opcode }, | |
bf890a93 | 3868 | { "psrldq", { XS, Ib }, 0 }, |
92fddf8e L |
3869 | }, |
3870 | ||
3871 | /* PREFIX_0F73_REG_7 */ | |
3872 | { | |
592d1631 L |
3873 | { Bad_Opcode }, |
3874 | { Bad_Opcode }, | |
bf890a93 | 3875 | { "pslldq", { XS, Ib }, 0 }, |
92fddf8e L |
3876 | }, |
3877 | ||
1ceb70f8 | 3878 | /* PREFIX_0F78 */ |
4e7d34a6 | 3879 | { |
bf890a93 | 3880 | {"vmread", { Em, Gm }, 0 }, |
592d1631 | 3881 | { Bad_Opcode }, |
bf890a93 IT |
3882 | {"extrq", { XS, Ib, Ib }, 0 }, |
3883 | {"insertq", { XM, XS, Ib, Ib }, 0 }, | |
4e7d34a6 L |
3884 | }, |
3885 | ||
1ceb70f8 | 3886 | /* PREFIX_0F79 */ |
4e7d34a6 | 3887 | { |
bf890a93 | 3888 | {"vmwrite", { Gm, Em }, 0 }, |
592d1631 | 3889 | { Bad_Opcode }, |
bf890a93 IT |
3890 | {"extrq", { XM, XS }, 0 }, |
3891 | {"insertq", { XM, XS }, 0 }, | |
4e7d34a6 L |
3892 | }, |
3893 | ||
1ceb70f8 | 3894 | /* PREFIX_0F7C */ |
ca164297 | 3895 | { |
592d1631 L |
3896 | { Bad_Opcode }, |
3897 | { Bad_Opcode }, | |
507bd325 L |
3898 | { "haddpd", { XM, EXx }, PREFIX_OPCODE }, |
3899 | { "haddps", { XM, EXx }, PREFIX_OPCODE }, | |
ca164297 | 3900 | }, |
4e7d34a6 | 3901 | |
1ceb70f8 | 3902 | /* PREFIX_0F7D */ |
ca164297 | 3903 | { |
592d1631 L |
3904 | { Bad_Opcode }, |
3905 | { Bad_Opcode }, | |
507bd325 L |
3906 | { "hsubpd", { XM, EXx }, PREFIX_OPCODE }, |
3907 | { "hsubps", { XM, EXx }, PREFIX_OPCODE }, | |
ca164297 | 3908 | }, |
4e7d34a6 | 3909 | |
1ceb70f8 | 3910 | /* PREFIX_0F7E */ |
ca164297 | 3911 | { |
507bd325 L |
3912 | { "movK", { Edq, MX }, PREFIX_OPCODE }, |
3913 | { "movq", { XM, EXq }, PREFIX_OPCODE }, | |
3914 | { "movK", { Edq, XM }, PREFIX_OPCODE }, | |
ca164297 | 3915 | }, |
4e7d34a6 | 3916 | |
1ceb70f8 | 3917 | /* PREFIX_0F7F */ |
ca164297 | 3918 | { |
507bd325 L |
3919 | { "movq", { EMS, MX }, PREFIX_OPCODE }, |
3920 | { "movdqu", { EXxS, XM }, PREFIX_OPCODE }, | |
3921 | { "movdqa", { EXxS, XM }, PREFIX_OPCODE }, | |
ca164297 | 3922 | }, |
4e7d34a6 | 3923 | |
f8687e93 | 3924 | /* PREFIX_0FAE_REG_0_MOD_3 */ |
c7b8aa3a L |
3925 | { |
3926 | { Bad_Opcode }, | |
bf890a93 | 3927 | { "rdfsbase", { Ev }, 0 }, |
c7b8aa3a L |
3928 | }, |
3929 | ||
f8687e93 | 3930 | /* PREFIX_0FAE_REG_1_MOD_3 */ |
c7b8aa3a L |
3931 | { |
3932 | { Bad_Opcode }, | |
bf890a93 | 3933 | { "rdgsbase", { Ev }, 0 }, |
c7b8aa3a L |
3934 | }, |
3935 | ||
f8687e93 | 3936 | /* PREFIX_0FAE_REG_2_MOD_3 */ |
c7b8aa3a L |
3937 | { |
3938 | { Bad_Opcode }, | |
bf890a93 | 3939 | { "wrfsbase", { Ev }, 0 }, |
c7b8aa3a L |
3940 | }, |
3941 | ||
f8687e93 | 3942 | /* PREFIX_0FAE_REG_3_MOD_3 */ |
c7b8aa3a L |
3943 | { |
3944 | { Bad_Opcode }, | |
bf890a93 | 3945 | { "wrgsbase", { Ev }, 0 }, |
c7b8aa3a L |
3946 | }, |
3947 | ||
f8687e93 | 3948 | /* PREFIX_0FAE_REG_4_MOD_0 */ |
6b40c462 L |
3949 | { |
3950 | { "xsave", { FXSAVE }, 0 }, | |
3951 | { "ptwrite%LQ", { Edq }, 0 }, | |
3952 | }, | |
3953 | ||
f8687e93 | 3954 | /* PREFIX_0FAE_REG_4_MOD_3 */ |
6b40c462 L |
3955 | { |
3956 | { Bad_Opcode }, | |
3957 | { "ptwrite%LQ", { Edq }, 0 }, | |
3958 | }, | |
3959 | ||
f8687e93 | 3960 | /* PREFIX_0FAE_REG_5_MOD_0 */ |
603555e5 L |
3961 | { |
3962 | { "xrstor", { FXSAVE }, PREFIX_OPCODE }, | |
2234eee6 L |
3963 | }, |
3964 | ||
f8687e93 | 3965 | /* PREFIX_0FAE_REG_5_MOD_3 */ |
2234eee6 L |
3966 | { |
3967 | { "lfence", { Skip_MODRM }, 0 }, | |
3968 | { "incsspK", { Rdq }, PREFIX_OPCODE }, | |
603555e5 L |
3969 | }, |
3970 | ||
f8687e93 | 3971 | /* PREFIX_0FAE_REG_6_MOD_0 */ |
c5e7287a | 3972 | { |
603555e5 L |
3973 | { "xsaveopt", { FXSAVE }, PREFIX_OPCODE }, |
3974 | { "clrssbsy", { Mq }, PREFIX_OPCODE }, | |
3975 | { "clwb", { Mb }, PREFIX_OPCODE }, | |
c5e7287a IT |
3976 | }, |
3977 | ||
f8687e93 | 3978 | /* PREFIX_0FAE_REG_6_MOD_3 */ |
de89d0a3 | 3979 | { |
f8687e93 | 3980 | { RM_TABLE (RM_0FAE_REG_6_MOD_3_P_0) }, |
de89d0a3 | 3981 | { "umonitor", { Eva }, PREFIX_OPCODE }, |
ae1d3843 L |
3982 | { "tpause", { Edq }, PREFIX_OPCODE }, |
3983 | { "umwait", { Edq }, PREFIX_OPCODE }, | |
de89d0a3 IT |
3984 | }, |
3985 | ||
f8687e93 | 3986 | /* PREFIX_0FAE_REG_7_MOD_0 */ |
963f3586 | 3987 | { |
bf890a93 | 3988 | { "clflush", { Mb }, 0 }, |
963f3586 | 3989 | { Bad_Opcode }, |
bf890a93 | 3990 | { "clflushopt", { Mb }, 0 }, |
963f3586 IT |
3991 | }, |
3992 | ||
1ceb70f8 | 3993 | /* PREFIX_0FB8 */ |
ca164297 | 3994 | { |
592d1631 | 3995 | { Bad_Opcode }, |
bf890a93 | 3996 | { "popcntS", { Gv, Ev }, 0 }, |
ca164297 | 3997 | }, |
4e7d34a6 | 3998 | |
f12dc422 L |
3999 | /* PREFIX_0FBC */ |
4000 | { | |
bf890a93 IT |
4001 | { "bsfS", { Gv, Ev }, 0 }, |
4002 | { "tzcntS", { Gv, Ev }, 0 }, | |
4003 | { "bsfS", { Gv, Ev }, 0 }, | |
f12dc422 L |
4004 | }, |
4005 | ||
1ceb70f8 | 4006 | /* PREFIX_0FBD */ |
050dfa73 | 4007 | { |
bf890a93 IT |
4008 | { "bsrS", { Gv, Ev }, 0 }, |
4009 | { "lzcntS", { Gv, Ev }, 0 }, | |
4010 | { "bsrS", { Gv, Ev }, 0 }, | |
050dfa73 MM |
4011 | }, |
4012 | ||
1ceb70f8 | 4013 | /* PREFIX_0FC2 */ |
050dfa73 | 4014 | { |
507bd325 L |
4015 | { "cmpps", { XM, EXx, CMP }, PREFIX_OPCODE }, |
4016 | { "cmpss", { XM, EXd, CMP }, PREFIX_OPCODE }, | |
4017 | { "cmppd", { XM, EXx, CMP }, PREFIX_OPCODE }, | |
4018 | { "cmpsd", { XM, EXq, CMP }, PREFIX_OPCODE }, | |
050dfa73 | 4019 | }, |
246c51aa | 4020 | |
f8687e93 | 4021 | /* PREFIX_0FC3_MOD_0 */ |
4ee52178 | 4022 | { |
e1a1babd | 4023 | { "movntiS", { Edq, Gdq }, PREFIX_OPCODE }, |
4ee52178 L |
4024 | }, |
4025 | ||
f8687e93 | 4026 | /* PREFIX_0FC7_REG_6_MOD_0 */ |
92fddf8e | 4027 | { |
bf890a93 IT |
4028 | { "vmptrld",{ Mq }, 0 }, |
4029 | { "vmxon", { Mq }, 0 }, | |
4030 | { "vmclear",{ Mq }, 0 }, | |
92fddf8e L |
4031 | }, |
4032 | ||
f8687e93 | 4033 | /* PREFIX_0FC7_REG_6_MOD_3 */ |
f24bcbaa L |
4034 | { |
4035 | { "rdrand", { Ev }, 0 }, | |
4036 | { Bad_Opcode }, | |
4037 | { "rdrand", { Ev }, 0 } | |
4038 | }, | |
4039 | ||
f8687e93 | 4040 | /* PREFIX_0FC7_REG_7_MOD_3 */ |
f24bcbaa L |
4041 | { |
4042 | { "rdseed", { Ev }, 0 }, | |
8bc52696 | 4043 | { "rdpid", { Em }, 0 }, |
f24bcbaa L |
4044 | { "rdseed", { Ev }, 0 }, |
4045 | }, | |
4046 | ||
1ceb70f8 | 4047 | /* PREFIX_0FD0 */ |
050dfa73 | 4048 | { |
592d1631 L |
4049 | { Bad_Opcode }, |
4050 | { Bad_Opcode }, | |
bf890a93 IT |
4051 | { "addsubpd", { XM, EXx }, 0 }, |
4052 | { "addsubps", { XM, EXx }, 0 }, | |
246c51aa | 4053 | }, |
050dfa73 | 4054 | |
1ceb70f8 | 4055 | /* PREFIX_0FD6 */ |
050dfa73 | 4056 | { |
592d1631 | 4057 | { Bad_Opcode }, |
bf890a93 IT |
4058 | { "movq2dq",{ XM, MS }, 0 }, |
4059 | { "movq", { EXqS, XM }, 0 }, | |
4060 | { "movdq2q",{ MX, XS }, 0 }, | |
050dfa73 MM |
4061 | }, |
4062 | ||
1ceb70f8 | 4063 | /* PREFIX_0FE6 */ |
7918206c | 4064 | { |
592d1631 | 4065 | { Bad_Opcode }, |
507bd325 L |
4066 | { "cvtdq2pd", { XM, EXq }, PREFIX_OPCODE }, |
4067 | { "cvttpd2dq", { XM, EXx }, PREFIX_OPCODE }, | |
4068 | { "cvtpd2dq", { XM, EXx }, PREFIX_OPCODE }, | |
7918206c | 4069 | }, |
8b38ad71 | 4070 | |
1ceb70f8 | 4071 | /* PREFIX_0FE7 */ |
8b38ad71 | 4072 | { |
507bd325 | 4073 | { "movntq", { Mq, MX }, PREFIX_OPCODE }, |
592d1631 | 4074 | { Bad_Opcode }, |
75c135a8 | 4075 | { MOD_TABLE (MOD_0FE7_PREFIX_2) }, |
4e7d34a6 L |
4076 | }, |
4077 | ||
1ceb70f8 | 4078 | /* PREFIX_0FF0 */ |
4e7d34a6 | 4079 | { |
592d1631 L |
4080 | { Bad_Opcode }, |
4081 | { Bad_Opcode }, | |
4082 | { Bad_Opcode }, | |
1ceb70f8 | 4083 | { MOD_TABLE (MOD_0FF0_PREFIX_3) }, |
4e7d34a6 L |
4084 | }, |
4085 | ||
1ceb70f8 | 4086 | /* PREFIX_0FF7 */ |
4e7d34a6 | 4087 | { |
507bd325 | 4088 | { "maskmovq", { MX, MS }, PREFIX_OPCODE }, |
592d1631 | 4089 | { Bad_Opcode }, |
507bd325 | 4090 | { "maskmovdqu", { XM, XS }, PREFIX_OPCODE }, |
8b38ad71 | 4091 | }, |
42903f7f | 4092 | |
1ceb70f8 | 4093 | /* PREFIX_0F3810 */ |
42903f7f | 4094 | { |
592d1631 L |
4095 | { Bad_Opcode }, |
4096 | { Bad_Opcode }, | |
507bd325 | 4097 | { "pblendvb", { XM, EXx, XMM0 }, PREFIX_OPCODE }, |
42903f7f L |
4098 | }, |
4099 | ||
1ceb70f8 | 4100 | /* PREFIX_0F3814 */ |
42903f7f | 4101 | { |
592d1631 L |
4102 | { Bad_Opcode }, |
4103 | { Bad_Opcode }, | |
507bd325 | 4104 | { "blendvps", { XM, EXx, XMM0 }, PREFIX_OPCODE }, |
42903f7f L |
4105 | }, |
4106 | ||
1ceb70f8 | 4107 | /* PREFIX_0F3815 */ |
42903f7f | 4108 | { |
592d1631 L |
4109 | { Bad_Opcode }, |
4110 | { Bad_Opcode }, | |
507bd325 | 4111 | { "blendvpd", { XM, EXx, XMM0 }, PREFIX_OPCODE }, |
42903f7f L |
4112 | }, |
4113 | ||
1ceb70f8 | 4114 | /* PREFIX_0F3817 */ |
42903f7f | 4115 | { |
592d1631 L |
4116 | { Bad_Opcode }, |
4117 | { Bad_Opcode }, | |
507bd325 | 4118 | { "ptest", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4119 | }, |
4120 | ||
1ceb70f8 | 4121 | /* PREFIX_0F3820 */ |
42903f7f | 4122 | { |
592d1631 L |
4123 | { Bad_Opcode }, |
4124 | { Bad_Opcode }, | |
507bd325 | 4125 | { "pmovsxbw", { XM, EXq }, PREFIX_OPCODE }, |
42903f7f L |
4126 | }, |
4127 | ||
1ceb70f8 | 4128 | /* PREFIX_0F3821 */ |
42903f7f | 4129 | { |
592d1631 L |
4130 | { Bad_Opcode }, |
4131 | { Bad_Opcode }, | |
507bd325 | 4132 | { "pmovsxbd", { XM, EXd }, PREFIX_OPCODE }, |
42903f7f L |
4133 | }, |
4134 | ||
1ceb70f8 | 4135 | /* PREFIX_0F3822 */ |
42903f7f | 4136 | { |
592d1631 L |
4137 | { Bad_Opcode }, |
4138 | { Bad_Opcode }, | |
507bd325 | 4139 | { "pmovsxbq", { XM, EXw }, PREFIX_OPCODE }, |
42903f7f L |
4140 | }, |
4141 | ||
1ceb70f8 | 4142 | /* PREFIX_0F3823 */ |
42903f7f | 4143 | { |
592d1631 L |
4144 | { Bad_Opcode }, |
4145 | { Bad_Opcode }, | |
507bd325 | 4146 | { "pmovsxwd", { XM, EXq }, PREFIX_OPCODE }, |
42903f7f L |
4147 | }, |
4148 | ||
1ceb70f8 | 4149 | /* PREFIX_0F3824 */ |
42903f7f | 4150 | { |
592d1631 L |
4151 | { Bad_Opcode }, |
4152 | { Bad_Opcode }, | |
507bd325 | 4153 | { "pmovsxwq", { XM, EXd }, PREFIX_OPCODE }, |
42903f7f L |
4154 | }, |
4155 | ||
1ceb70f8 | 4156 | /* PREFIX_0F3825 */ |
42903f7f | 4157 | { |
592d1631 L |
4158 | { Bad_Opcode }, |
4159 | { Bad_Opcode }, | |
507bd325 | 4160 | { "pmovsxdq", { XM, EXq }, PREFIX_OPCODE }, |
42903f7f L |
4161 | }, |
4162 | ||
1ceb70f8 | 4163 | /* PREFIX_0F3828 */ |
42903f7f | 4164 | { |
592d1631 L |
4165 | { Bad_Opcode }, |
4166 | { Bad_Opcode }, | |
507bd325 | 4167 | { "pmuldq", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4168 | }, |
4169 | ||
1ceb70f8 | 4170 | /* PREFIX_0F3829 */ |
42903f7f | 4171 | { |
592d1631 L |
4172 | { Bad_Opcode }, |
4173 | { Bad_Opcode }, | |
507bd325 | 4174 | { "pcmpeqq", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4175 | }, |
4176 | ||
1ceb70f8 | 4177 | /* PREFIX_0F382A */ |
42903f7f | 4178 | { |
592d1631 L |
4179 | { Bad_Opcode }, |
4180 | { Bad_Opcode }, | |
75c135a8 | 4181 | { MOD_TABLE (MOD_0F382A_PREFIX_2) }, |
42903f7f L |
4182 | }, |
4183 | ||
1ceb70f8 | 4184 | /* PREFIX_0F382B */ |
42903f7f | 4185 | { |
592d1631 L |
4186 | { Bad_Opcode }, |
4187 | { Bad_Opcode }, | |
507bd325 | 4188 | { "packusdw", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4189 | }, |
4190 | ||
1ceb70f8 | 4191 | /* PREFIX_0F3830 */ |
42903f7f | 4192 | { |
592d1631 L |
4193 | { Bad_Opcode }, |
4194 | { Bad_Opcode }, | |
507bd325 | 4195 | { "pmovzxbw", { XM, EXq }, PREFIX_OPCODE }, |
42903f7f L |
4196 | }, |
4197 | ||
1ceb70f8 | 4198 | /* PREFIX_0F3831 */ |
42903f7f | 4199 | { |
592d1631 L |
4200 | { Bad_Opcode }, |
4201 | { Bad_Opcode }, | |
507bd325 | 4202 | { "pmovzxbd", { XM, EXd }, PREFIX_OPCODE }, |
42903f7f L |
4203 | }, |
4204 | ||
1ceb70f8 | 4205 | /* PREFIX_0F3832 */ |
42903f7f | 4206 | { |
592d1631 L |
4207 | { Bad_Opcode }, |
4208 | { Bad_Opcode }, | |
507bd325 | 4209 | { "pmovzxbq", { XM, EXw }, PREFIX_OPCODE }, |
42903f7f L |
4210 | }, |
4211 | ||
1ceb70f8 | 4212 | /* PREFIX_0F3833 */ |
42903f7f | 4213 | { |
592d1631 L |
4214 | { Bad_Opcode }, |
4215 | { Bad_Opcode }, | |
507bd325 | 4216 | { "pmovzxwd", { XM, EXq }, PREFIX_OPCODE }, |
42903f7f L |
4217 | }, |
4218 | ||
1ceb70f8 | 4219 | /* PREFIX_0F3834 */ |
42903f7f | 4220 | { |
592d1631 L |
4221 | { Bad_Opcode }, |
4222 | { Bad_Opcode }, | |
507bd325 | 4223 | { "pmovzxwq", { XM, EXd }, PREFIX_OPCODE }, |
42903f7f L |
4224 | }, |
4225 | ||
1ceb70f8 | 4226 | /* PREFIX_0F3835 */ |
42903f7f | 4227 | { |
592d1631 L |
4228 | { Bad_Opcode }, |
4229 | { Bad_Opcode }, | |
507bd325 | 4230 | { "pmovzxdq", { XM, EXq }, PREFIX_OPCODE }, |
42903f7f L |
4231 | }, |
4232 | ||
1ceb70f8 | 4233 | /* PREFIX_0F3837 */ |
4e7d34a6 | 4234 | { |
592d1631 L |
4235 | { Bad_Opcode }, |
4236 | { Bad_Opcode }, | |
507bd325 | 4237 | { "pcmpgtq", { XM, EXx }, PREFIX_OPCODE }, |
4e7d34a6 L |
4238 | }, |
4239 | ||
1ceb70f8 | 4240 | /* PREFIX_0F3838 */ |
42903f7f | 4241 | { |
592d1631 L |
4242 | { Bad_Opcode }, |
4243 | { Bad_Opcode }, | |
507bd325 | 4244 | { "pminsb", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4245 | }, |
4246 | ||
1ceb70f8 | 4247 | /* PREFIX_0F3839 */ |
42903f7f | 4248 | { |
592d1631 L |
4249 | { Bad_Opcode }, |
4250 | { Bad_Opcode }, | |
507bd325 | 4251 | { "pminsd", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4252 | }, |
4253 | ||
1ceb70f8 | 4254 | /* PREFIX_0F383A */ |
42903f7f | 4255 | { |
592d1631 L |
4256 | { Bad_Opcode }, |
4257 | { Bad_Opcode }, | |
507bd325 | 4258 | { "pminuw", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4259 | }, |
4260 | ||
1ceb70f8 | 4261 | /* PREFIX_0F383B */ |
42903f7f | 4262 | { |
592d1631 L |
4263 | { Bad_Opcode }, |
4264 | { Bad_Opcode }, | |
507bd325 | 4265 | { "pminud", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4266 | }, |
4267 | ||
1ceb70f8 | 4268 | /* PREFIX_0F383C */ |
42903f7f | 4269 | { |
592d1631 L |
4270 | { Bad_Opcode }, |
4271 | { Bad_Opcode }, | |
507bd325 | 4272 | { "pmaxsb", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4273 | }, |
4274 | ||
1ceb70f8 | 4275 | /* PREFIX_0F383D */ |
42903f7f | 4276 | { |
592d1631 L |
4277 | { Bad_Opcode }, |
4278 | { Bad_Opcode }, | |
507bd325 | 4279 | { "pmaxsd", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4280 | }, |
4281 | ||
1ceb70f8 | 4282 | /* PREFIX_0F383E */ |
42903f7f | 4283 | { |
592d1631 L |
4284 | { Bad_Opcode }, |
4285 | { Bad_Opcode }, | |
507bd325 | 4286 | { "pmaxuw", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4287 | }, |
4288 | ||
1ceb70f8 | 4289 | /* PREFIX_0F383F */ |
42903f7f | 4290 | { |
592d1631 L |
4291 | { Bad_Opcode }, |
4292 | { Bad_Opcode }, | |
507bd325 | 4293 | { "pmaxud", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4294 | }, |
4295 | ||
1ceb70f8 | 4296 | /* PREFIX_0F3840 */ |
42903f7f | 4297 | { |
592d1631 L |
4298 | { Bad_Opcode }, |
4299 | { Bad_Opcode }, | |
507bd325 | 4300 | { "pmulld", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4301 | }, |
4302 | ||
1ceb70f8 | 4303 | /* PREFIX_0F3841 */ |
42903f7f | 4304 | { |
592d1631 L |
4305 | { Bad_Opcode }, |
4306 | { Bad_Opcode }, | |
507bd325 | 4307 | { "phminposuw", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4308 | }, |
4309 | ||
f1f8f695 L |
4310 | /* PREFIX_0F3880 */ |
4311 | { | |
592d1631 L |
4312 | { Bad_Opcode }, |
4313 | { Bad_Opcode }, | |
507bd325 | 4314 | { "invept", { Gm, Mo }, PREFIX_OPCODE }, |
f1f8f695 L |
4315 | }, |
4316 | ||
4317 | /* PREFIX_0F3881 */ | |
4318 | { | |
592d1631 L |
4319 | { Bad_Opcode }, |
4320 | { Bad_Opcode }, | |
507bd325 | 4321 | { "invvpid", { Gm, Mo }, PREFIX_OPCODE }, |
f1f8f695 L |
4322 | }, |
4323 | ||
6c30d220 L |
4324 | /* PREFIX_0F3882 */ |
4325 | { | |
4326 | { Bad_Opcode }, | |
4327 | { Bad_Opcode }, | |
507bd325 | 4328 | { "invpcid", { Gm, M }, PREFIX_OPCODE }, |
6c30d220 L |
4329 | }, |
4330 | ||
a0046408 L |
4331 | /* PREFIX_0F38C8 */ |
4332 | { | |
507bd325 | 4333 | { "sha1nexte", { XM, EXxmm }, PREFIX_OPCODE }, |
a0046408 L |
4334 | }, |
4335 | ||
4336 | /* PREFIX_0F38C9 */ | |
4337 | { | |
507bd325 | 4338 | { "sha1msg1", { XM, EXxmm }, PREFIX_OPCODE }, |
a0046408 L |
4339 | }, |
4340 | ||
4341 | /* PREFIX_0F38CA */ | |
4342 | { | |
507bd325 | 4343 | { "sha1msg2", { XM, EXxmm }, PREFIX_OPCODE }, |
a0046408 L |
4344 | }, |
4345 | ||
4346 | /* PREFIX_0F38CB */ | |
4347 | { | |
507bd325 | 4348 | { "sha256rnds2", { XM, EXxmm, XMM0 }, PREFIX_OPCODE }, |
a0046408 L |
4349 | }, |
4350 | ||
4351 | /* PREFIX_0F38CC */ | |
4352 | { | |
507bd325 | 4353 | { "sha256msg1", { XM, EXxmm }, PREFIX_OPCODE }, |
a0046408 L |
4354 | }, |
4355 | ||
4356 | /* PREFIX_0F38CD */ | |
4357 | { | |
507bd325 | 4358 | { "sha256msg2", { XM, EXxmm }, PREFIX_OPCODE }, |
a0046408 L |
4359 | }, |
4360 | ||
48521003 IT |
4361 | /* PREFIX_0F38CF */ |
4362 | { | |
4363 | { Bad_Opcode }, | |
4364 | { Bad_Opcode }, | |
4365 | { "gf2p8mulb", { XM, EXxmm }, PREFIX_OPCODE }, | |
4366 | }, | |
4367 | ||
c0f3af97 L |
4368 | /* PREFIX_0F38DB */ |
4369 | { | |
592d1631 L |
4370 | { Bad_Opcode }, |
4371 | { Bad_Opcode }, | |
507bd325 | 4372 | { "aesimc", { XM, EXx }, PREFIX_OPCODE }, |
c0f3af97 L |
4373 | }, |
4374 | ||
4375 | /* PREFIX_0F38DC */ | |
4376 | { | |
592d1631 L |
4377 | { Bad_Opcode }, |
4378 | { Bad_Opcode }, | |
507bd325 | 4379 | { "aesenc", { XM, EXx }, PREFIX_OPCODE }, |
c0f3af97 L |
4380 | }, |
4381 | ||
4382 | /* PREFIX_0F38DD */ | |
4383 | { | |
592d1631 L |
4384 | { Bad_Opcode }, |
4385 | { Bad_Opcode }, | |
507bd325 | 4386 | { "aesenclast", { XM, EXx }, PREFIX_OPCODE }, |
c0f3af97 L |
4387 | }, |
4388 | ||
4389 | /* PREFIX_0F38DE */ | |
4390 | { | |
592d1631 L |
4391 | { Bad_Opcode }, |
4392 | { Bad_Opcode }, | |
507bd325 | 4393 | { "aesdec", { XM, EXx }, PREFIX_OPCODE }, |
c0f3af97 L |
4394 | }, |
4395 | ||
4396 | /* PREFIX_0F38DF */ | |
4397 | { | |
592d1631 L |
4398 | { Bad_Opcode }, |
4399 | { Bad_Opcode }, | |
507bd325 | 4400 | { "aesdeclast", { XM, EXx }, PREFIX_OPCODE }, |
c0f3af97 L |
4401 | }, |
4402 | ||
1ceb70f8 | 4403 | /* PREFIX_0F38F0 */ |
4e7d34a6 | 4404 | { |
507bd325 | 4405 | { "movbeS", { Gv, { MOVBE_Fixup, v_mode } }, PREFIX_OPCODE }, |
592d1631 | 4406 | { Bad_Opcode }, |
507bd325 L |
4407 | { "movbeS", { Gv, { MOVBE_Fixup, v_mode } }, PREFIX_OPCODE }, |
4408 | { "crc32", { Gdq, { CRC32_Fixup, b_mode } }, PREFIX_OPCODE }, | |
4e7d34a6 L |
4409 | }, |
4410 | ||
1ceb70f8 | 4411 | /* PREFIX_0F38F1 */ |
4e7d34a6 | 4412 | { |
507bd325 | 4413 | { "movbeS", { { MOVBE_Fixup, v_mode }, Gv }, PREFIX_OPCODE }, |
592d1631 | 4414 | { Bad_Opcode }, |
507bd325 L |
4415 | { "movbeS", { { MOVBE_Fixup, v_mode }, Gv }, PREFIX_OPCODE }, |
4416 | { "crc32", { Gdq, { CRC32_Fixup, v_mode } }, PREFIX_OPCODE }, | |
4e7d34a6 L |
4417 | }, |
4418 | ||
603555e5 | 4419 | /* PREFIX_0F38F5 */ |
e2e1fcde L |
4420 | { |
4421 | { Bad_Opcode }, | |
603555e5 L |
4422 | { Bad_Opcode }, |
4423 | { MOD_TABLE (MOD_0F38F5_PREFIX_2) }, | |
4424 | }, | |
4425 | ||
4426 | /* PREFIX_0F38F6 */ | |
4427 | { | |
4428 | { MOD_TABLE (MOD_0F38F6_PREFIX_0) }, | |
507bd325 L |
4429 | { "adoxS", { Gdq, Edq}, PREFIX_OPCODE }, |
4430 | { "adcxS", { Gdq, Edq}, PREFIX_OPCODE }, | |
e2e1fcde L |
4431 | { Bad_Opcode }, |
4432 | }, | |
4433 | ||
c0a30a9f L |
4434 | /* PREFIX_0F38F8 */ |
4435 | { | |
4436 | { Bad_Opcode }, | |
5d79adc4 | 4437 | { MOD_TABLE (MOD_0F38F8_PREFIX_1) }, |
c0a30a9f | 4438 | { MOD_TABLE (MOD_0F38F8_PREFIX_2) }, |
5d79adc4 | 4439 | { MOD_TABLE (MOD_0F38F8_PREFIX_3) }, |
c0a30a9f L |
4440 | }, |
4441 | ||
4442 | /* PREFIX_0F38F9 */ | |
4443 | { | |
4444 | { MOD_TABLE (MOD_0F38F9_PREFIX_0) }, | |
4445 | }, | |
4446 | ||
1ceb70f8 | 4447 | /* PREFIX_0F3A08 */ |
42903f7f | 4448 | { |
592d1631 L |
4449 | { Bad_Opcode }, |
4450 | { Bad_Opcode }, | |
507bd325 | 4451 | { "roundps", { XM, EXx, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4452 | }, |
4453 | ||
1ceb70f8 | 4454 | /* PREFIX_0F3A09 */ |
42903f7f | 4455 | { |
592d1631 L |
4456 | { Bad_Opcode }, |
4457 | { Bad_Opcode }, | |
507bd325 | 4458 | { "roundpd", { XM, EXx, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4459 | }, |
4460 | ||
1ceb70f8 | 4461 | /* PREFIX_0F3A0A */ |
42903f7f | 4462 | { |
592d1631 L |
4463 | { Bad_Opcode }, |
4464 | { Bad_Opcode }, | |
507bd325 | 4465 | { "roundss", { XM, EXd, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4466 | }, |
4467 | ||
1ceb70f8 | 4468 | /* PREFIX_0F3A0B */ |
42903f7f | 4469 | { |
592d1631 L |
4470 | { Bad_Opcode }, |
4471 | { Bad_Opcode }, | |
507bd325 | 4472 | { "roundsd", { XM, EXq, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4473 | }, |
4474 | ||
1ceb70f8 | 4475 | /* PREFIX_0F3A0C */ |
42903f7f | 4476 | { |
592d1631 L |
4477 | { Bad_Opcode }, |
4478 | { Bad_Opcode }, | |
507bd325 | 4479 | { "blendps", { XM, EXx, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4480 | }, |
4481 | ||
1ceb70f8 | 4482 | /* PREFIX_0F3A0D */ |
42903f7f | 4483 | { |
592d1631 L |
4484 | { Bad_Opcode }, |
4485 | { Bad_Opcode }, | |
507bd325 | 4486 | { "blendpd", { XM, EXx, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4487 | }, |
4488 | ||
1ceb70f8 | 4489 | /* PREFIX_0F3A0E */ |
42903f7f | 4490 | { |
592d1631 L |
4491 | { Bad_Opcode }, |
4492 | { Bad_Opcode }, | |
507bd325 | 4493 | { "pblendw", { XM, EXx, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4494 | }, |
4495 | ||
1ceb70f8 | 4496 | /* PREFIX_0F3A14 */ |
42903f7f | 4497 | { |
592d1631 L |
4498 | { Bad_Opcode }, |
4499 | { Bad_Opcode }, | |
507bd325 | 4500 | { "pextrb", { Edqb, XM, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4501 | }, |
4502 | ||
1ceb70f8 | 4503 | /* PREFIX_0F3A15 */ |
42903f7f | 4504 | { |
592d1631 L |
4505 | { Bad_Opcode }, |
4506 | { Bad_Opcode }, | |
507bd325 | 4507 | { "pextrw", { Edqw, XM, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4508 | }, |
4509 | ||
1ceb70f8 | 4510 | /* PREFIX_0F3A16 */ |
42903f7f | 4511 | { |
592d1631 L |
4512 | { Bad_Opcode }, |
4513 | { Bad_Opcode }, | |
507bd325 | 4514 | { "pextrK", { Edq, XM, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4515 | }, |
4516 | ||
1ceb70f8 | 4517 | /* PREFIX_0F3A17 */ |
42903f7f | 4518 | { |
592d1631 L |
4519 | { Bad_Opcode }, |
4520 | { Bad_Opcode }, | |
507bd325 | 4521 | { "extractps", { Edqd, XM, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4522 | }, |
4523 | ||
1ceb70f8 | 4524 | /* PREFIX_0F3A20 */ |
42903f7f | 4525 | { |
592d1631 L |
4526 | { Bad_Opcode }, |
4527 | { Bad_Opcode }, | |
507bd325 | 4528 | { "pinsrb", { XM, Edqb, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4529 | }, |
4530 | ||
1ceb70f8 | 4531 | /* PREFIX_0F3A21 */ |
42903f7f | 4532 | { |
592d1631 L |
4533 | { Bad_Opcode }, |
4534 | { Bad_Opcode }, | |
507bd325 | 4535 | { "insertps", { XM, EXd, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4536 | }, |
4537 | ||
1ceb70f8 | 4538 | /* PREFIX_0F3A22 */ |
42903f7f | 4539 | { |
592d1631 L |
4540 | { Bad_Opcode }, |
4541 | { Bad_Opcode }, | |
507bd325 | 4542 | { "pinsrK", { XM, Edq, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4543 | }, |
4544 | ||
1ceb70f8 | 4545 | /* PREFIX_0F3A40 */ |
42903f7f | 4546 | { |
592d1631 L |
4547 | { Bad_Opcode }, |
4548 | { Bad_Opcode }, | |
507bd325 | 4549 | { "dpps", { XM, EXx, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4550 | }, |
4551 | ||
1ceb70f8 | 4552 | /* PREFIX_0F3A41 */ |
42903f7f | 4553 | { |
592d1631 L |
4554 | { Bad_Opcode }, |
4555 | { Bad_Opcode }, | |
507bd325 | 4556 | { "dppd", { XM, EXx, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4557 | }, |
4558 | ||
1ceb70f8 | 4559 | /* PREFIX_0F3A42 */ |
42903f7f | 4560 | { |
592d1631 L |
4561 | { Bad_Opcode }, |
4562 | { Bad_Opcode }, | |
507bd325 | 4563 | { "mpsadbw", { XM, EXx, Ib }, PREFIX_OPCODE }, |
42903f7f | 4564 | }, |
381d071f | 4565 | |
c0f3af97 L |
4566 | /* PREFIX_0F3A44 */ |
4567 | { | |
592d1631 L |
4568 | { Bad_Opcode }, |
4569 | { Bad_Opcode }, | |
507bd325 | 4570 | { "pclmulqdq", { XM, EXx, PCLMUL }, PREFIX_OPCODE }, |
c0f3af97 L |
4571 | }, |
4572 | ||
1ceb70f8 | 4573 | /* PREFIX_0F3A60 */ |
381d071f | 4574 | { |
592d1631 L |
4575 | { Bad_Opcode }, |
4576 | { Bad_Opcode }, | |
15c7c1d8 | 4577 | { "pcmpestrm", { XM, { PCMPESTR_Fixup, x_mode }, Ib }, PREFIX_OPCODE }, |
381d071f L |
4578 | }, |
4579 | ||
1ceb70f8 | 4580 | /* PREFIX_0F3A61 */ |
381d071f | 4581 | { |
592d1631 L |
4582 | { Bad_Opcode }, |
4583 | { Bad_Opcode }, | |
15c7c1d8 | 4584 | { "pcmpestri", { XM, { PCMPESTR_Fixup, x_mode }, Ib }, PREFIX_OPCODE }, |
381d071f L |
4585 | }, |
4586 | ||
1ceb70f8 | 4587 | /* PREFIX_0F3A62 */ |
381d071f | 4588 | { |
592d1631 L |
4589 | { Bad_Opcode }, |
4590 | { Bad_Opcode }, | |
507bd325 | 4591 | { "pcmpistrm", { XM, EXx, Ib }, PREFIX_OPCODE }, |
381d071f L |
4592 | }, |
4593 | ||
1ceb70f8 | 4594 | /* PREFIX_0F3A63 */ |
381d071f | 4595 | { |
592d1631 L |
4596 | { Bad_Opcode }, |
4597 | { Bad_Opcode }, | |
507bd325 | 4598 | { "pcmpistri", { XM, EXx, Ib }, PREFIX_OPCODE }, |
381d071f | 4599 | }, |
09a2c6cf | 4600 | |
a0046408 L |
4601 | /* PREFIX_0F3ACC */ |
4602 | { | |
507bd325 | 4603 | { "sha1rnds4", { XM, EXxmm, Ib }, PREFIX_OPCODE }, |
a0046408 L |
4604 | }, |
4605 | ||
48521003 IT |
4606 | /* PREFIX_0F3ACE */ |
4607 | { | |
4608 | { Bad_Opcode }, | |
4609 | { Bad_Opcode }, | |
4610 | { "gf2p8affineqb", { XM, EXxmm, Ib }, PREFIX_OPCODE }, | |
4611 | }, | |
4612 | ||
4613 | /* PREFIX_0F3ACF */ | |
4614 | { | |
4615 | { Bad_Opcode }, | |
4616 | { Bad_Opcode }, | |
4617 | { "gf2p8affineinvqb", { XM, EXxmm, Ib }, PREFIX_OPCODE }, | |
4618 | }, | |
4619 | ||
c0f3af97 | 4620 | /* PREFIX_0F3ADF */ |
09a2c6cf | 4621 | { |
592d1631 L |
4622 | { Bad_Opcode }, |
4623 | { Bad_Opcode }, | |
507bd325 | 4624 | { "aeskeygenassist", { XM, EXx, Ib }, PREFIX_OPCODE }, |
09a2c6cf L |
4625 | }, |
4626 | ||
592a252b | 4627 | /* PREFIX_VEX_0F10 */ |
09a2c6cf | 4628 | { |
ec6f095a | 4629 | { "vmovups", { XM, EXx }, 0 }, |
5b872f7d | 4630 | { "vmovss", { XMVexScalar, VexScalar, EXxmm_md }, 0 }, |
ec6f095a | 4631 | { "vmovupd", { XM, EXx }, 0 }, |
5b872f7d | 4632 | { "vmovsd", { XMVexScalar, VexScalar, EXxmm_mq }, 0 }, |
09a2c6cf L |
4633 | }, |
4634 | ||
592a252b | 4635 | /* PREFIX_VEX_0F11 */ |
09a2c6cf | 4636 | { |
ec6f095a L |
4637 | { "vmovups", { EXxS, XM }, 0 }, |
4638 | { "vmovss", { EXdVexScalarS, VexScalar, XMScalar }, 0 }, | |
4639 | { "vmovupd", { EXxS, XM }, 0 }, | |
4640 | { "vmovsd", { EXqVexScalarS, VexScalar, XMScalar }, 0 }, | |
09a2c6cf L |
4641 | }, |
4642 | ||
592a252b | 4643 | /* PREFIX_VEX_0F12 */ |
09a2c6cf | 4644 | { |
592a252b | 4645 | { MOD_TABLE (MOD_VEX_0F12_PREFIX_0) }, |
ec6f095a | 4646 | { "vmovsldup", { XM, EXx }, 0 }, |
18897deb | 4647 | { MOD_TABLE (MOD_VEX_0F12_PREFIX_2) }, |
ec6f095a | 4648 | { "vmovddup", { XM, EXymmq }, 0 }, |
09a2c6cf L |
4649 | }, |
4650 | ||
592a252b | 4651 | /* PREFIX_VEX_0F16 */ |
09a2c6cf | 4652 | { |
592a252b | 4653 | { MOD_TABLE (MOD_VEX_0F16_PREFIX_0) }, |
ec6f095a | 4654 | { "vmovshdup", { XM, EXx }, 0 }, |
18897deb | 4655 | { MOD_TABLE (MOD_VEX_0F16_PREFIX_2) }, |
5f754f58 | 4656 | }, |
7c52e0e8 | 4657 | |
592a252b | 4658 | /* PREFIX_VEX_0F2A */ |
5f754f58 | 4659 | { |
592d1631 | 4660 | { Bad_Opcode }, |
2b7bcc87 | 4661 | { "vcvtsi2ss%LQ", { XMScalar, VexScalar, Edq }, 0 }, |
592d1631 | 4662 | { Bad_Opcode }, |
2b7bcc87 | 4663 | { "vcvtsi2sd%LQ", { XMScalar, VexScalar, Edq }, 0 }, |
5f754f58 | 4664 | }, |
7c52e0e8 | 4665 | |
592a252b | 4666 | /* PREFIX_VEX_0F2C */ |
5f754f58 | 4667 | { |
592d1631 | 4668 | { Bad_Opcode }, |
5b872f7d | 4669 | { "vcvttss2si", { Gdq, EXxmm_md }, 0 }, |
592d1631 | 4670 | { Bad_Opcode }, |
5b872f7d | 4671 | { "vcvttsd2si", { Gdq, EXxmm_mq }, 0 }, |
5f754f58 | 4672 | }, |
7c52e0e8 | 4673 | |
592a252b | 4674 | /* PREFIX_VEX_0F2D */ |
7c52e0e8 | 4675 | { |
592d1631 | 4676 | { Bad_Opcode }, |
5b872f7d | 4677 | { "vcvtss2si", { Gdq, EXxmm_md }, 0 }, |
592d1631 | 4678 | { Bad_Opcode }, |
5b872f7d | 4679 | { "vcvtsd2si", { Gdq, EXxmm_mq }, 0 }, |
7c52e0e8 L |
4680 | }, |
4681 | ||
592a252b | 4682 | /* PREFIX_VEX_0F2E */ |
7c52e0e8 | 4683 | { |
5b872f7d | 4684 | { "vucomiss", { XMScalar, EXxmm_md }, 0 }, |
592d1631 | 4685 | { Bad_Opcode }, |
5b872f7d | 4686 | { "vucomisd", { XMScalar, EXxmm_mq }, 0 }, |
7c52e0e8 L |
4687 | }, |
4688 | ||
592a252b | 4689 | /* PREFIX_VEX_0F2F */ |
7c52e0e8 | 4690 | { |
5b872f7d | 4691 | { "vcomiss", { XMScalar, EXxmm_md }, 0 }, |
592d1631 | 4692 | { Bad_Opcode }, |
5b872f7d | 4693 | { "vcomisd", { XMScalar, EXxmm_mq }, 0 }, |
7c52e0e8 L |
4694 | }, |
4695 | ||
43234a1e L |
4696 | /* PREFIX_VEX_0F41 */ |
4697 | { | |
4698 | { VEX_LEN_TABLE (VEX_LEN_0F41_P_0) }, | |
1ba585e8 IT |
4699 | { Bad_Opcode }, |
4700 | { VEX_LEN_TABLE (VEX_LEN_0F41_P_2) }, | |
43234a1e L |
4701 | }, |
4702 | ||
4703 | /* PREFIX_VEX_0F42 */ | |
4704 | { | |
4705 | { VEX_LEN_TABLE (VEX_LEN_0F42_P_0) }, | |
1ba585e8 IT |
4706 | { Bad_Opcode }, |
4707 | { VEX_LEN_TABLE (VEX_LEN_0F42_P_2) }, | |
43234a1e L |
4708 | }, |
4709 | ||
4710 | /* PREFIX_VEX_0F44 */ | |
4711 | { | |
4712 | { VEX_LEN_TABLE (VEX_LEN_0F44_P_0) }, | |
1ba585e8 IT |
4713 | { Bad_Opcode }, |
4714 | { VEX_LEN_TABLE (VEX_LEN_0F44_P_2) }, | |
43234a1e L |
4715 | }, |
4716 | ||
4717 | /* PREFIX_VEX_0F45 */ | |
4718 | { | |
4719 | { VEX_LEN_TABLE (VEX_LEN_0F45_P_0) }, | |
1ba585e8 IT |
4720 | { Bad_Opcode }, |
4721 | { VEX_LEN_TABLE (VEX_LEN_0F45_P_2) }, | |
43234a1e L |
4722 | }, |
4723 | ||
4724 | /* PREFIX_VEX_0F46 */ | |
4725 | { | |
4726 | { VEX_LEN_TABLE (VEX_LEN_0F46_P_0) }, | |
1ba585e8 IT |
4727 | { Bad_Opcode }, |
4728 | { VEX_LEN_TABLE (VEX_LEN_0F46_P_2) }, | |
43234a1e L |
4729 | }, |
4730 | ||
4731 | /* PREFIX_VEX_0F47 */ | |
4732 | { | |
4733 | { VEX_LEN_TABLE (VEX_LEN_0F47_P_0) }, | |
1ba585e8 IT |
4734 | { Bad_Opcode }, |
4735 | { VEX_LEN_TABLE (VEX_LEN_0F47_P_2) }, | |
43234a1e L |
4736 | }, |
4737 | ||
1ba585e8 | 4738 | /* PREFIX_VEX_0F4A */ |
43234a1e | 4739 | { |
1ba585e8 | 4740 | { VEX_LEN_TABLE (VEX_LEN_0F4A_P_0) }, |
43234a1e | 4741 | { Bad_Opcode }, |
1ba585e8 IT |
4742 | { VEX_LEN_TABLE (VEX_LEN_0F4A_P_2) }, |
4743 | }, | |
4744 | ||
4745 | /* PREFIX_VEX_0F4B */ | |
4746 | { | |
4747 | { VEX_LEN_TABLE (VEX_LEN_0F4B_P_0) }, | |
43234a1e L |
4748 | { Bad_Opcode }, |
4749 | { VEX_LEN_TABLE (VEX_LEN_0F4B_P_2) }, | |
4750 | }, | |
4751 | ||
592a252b | 4752 | /* PREFIX_VEX_0F51 */ |
7c52e0e8 | 4753 | { |
ec6f095a | 4754 | { "vsqrtps", { XM, EXx }, 0 }, |
5b872f7d | 4755 | { "vsqrtss", { XMScalar, VexScalar, EXxmm_md }, 0 }, |
ec6f095a | 4756 | { "vsqrtpd", { XM, EXx }, 0 }, |
5b872f7d | 4757 | { "vsqrtsd", { XMScalar, VexScalar, EXxmm_mq }, 0 }, |
7c52e0e8 L |
4758 | }, |
4759 | ||
592a252b | 4760 | /* PREFIX_VEX_0F52 */ |
7c52e0e8 | 4761 | { |
ec6f095a | 4762 | { "vrsqrtps", { XM, EXx }, 0 }, |
5b872f7d | 4763 | { "vrsqrtss", { XMScalar, VexScalar, EXxmm_md }, 0 }, |
7c52e0e8 L |
4764 | }, |
4765 | ||
592a252b | 4766 | /* PREFIX_VEX_0F53 */ |
7c52e0e8 | 4767 | { |
ec6f095a | 4768 | { "vrcpps", { XM, EXx }, 0 }, |
5b872f7d | 4769 | { "vrcpss", { XMScalar, VexScalar, EXxmm_md }, 0 }, |
7c52e0e8 L |
4770 | }, |
4771 | ||
592a252b | 4772 | /* PREFIX_VEX_0F58 */ |
7c52e0e8 | 4773 | { |
ec6f095a | 4774 | { "vaddps", { XM, Vex, EXx }, 0 }, |
5b872f7d | 4775 | { "vaddss", { XMScalar, VexScalar, EXxmm_md }, 0 }, |
ec6f095a | 4776 | { "vaddpd", { XM, Vex, EXx }, 0 }, |
5b872f7d | 4777 | { "vaddsd", { XMScalar, VexScalar, EXxmm_mq }, 0 }, |
7c52e0e8 L |
4778 | }, |
4779 | ||
592a252b | 4780 | /* PREFIX_VEX_0F59 */ |
7c52e0e8 | 4781 | { |
ec6f095a | 4782 | { "vmulps", { XM, Vex, EXx }, 0 }, |
5b872f7d | 4783 | { "vmulss", { XMScalar, VexScalar, EXxmm_md }, 0 }, |
ec6f095a | 4784 | { "vmulpd", { XM, Vex, EXx }, 0 }, |
5b872f7d | 4785 | { "vmulsd", { XMScalar, VexScalar, EXxmm_mq }, 0 }, |
7c52e0e8 L |
4786 | }, |
4787 | ||
592a252b | 4788 | /* PREFIX_VEX_0F5A */ |
7c52e0e8 | 4789 | { |
ec6f095a | 4790 | { "vcvtps2pd", { XM, EXxmmq }, 0 }, |
5b872f7d | 4791 | { "vcvtss2sd", { XMScalar, VexScalar, EXxmm_md }, 0 }, |
ec6f095a | 4792 | { "vcvtpd2ps%XY",{ XMM, EXx }, 0 }, |
5b872f7d | 4793 | { "vcvtsd2ss", { XMScalar, VexScalar, EXxmm_mq }, 0 }, |
7c52e0e8 L |
4794 | }, |
4795 | ||
592a252b | 4796 | /* PREFIX_VEX_0F5B */ |
7c52e0e8 | 4797 | { |
ec6f095a L |
4798 | { "vcvtdq2ps", { XM, EXx }, 0 }, |
4799 | { "vcvttps2dq", { XM, EXx }, 0 }, | |
4800 | { "vcvtps2dq", { XM, EXx }, 0 }, | |
7c52e0e8 L |
4801 | }, |
4802 | ||
592a252b | 4803 | /* PREFIX_VEX_0F5C */ |
7c52e0e8 | 4804 | { |
ec6f095a | 4805 | { "vsubps", { XM, Vex, EXx }, 0 }, |
5b872f7d | 4806 | { "vsubss", { XMScalar, VexScalar, EXxmm_md }, 0 }, |
ec6f095a | 4807 | { "vsubpd", { XM, Vex, EXx }, 0 }, |
5b872f7d | 4808 | { "vsubsd", { XMScalar, VexScalar, EXxmm_mq }, 0 }, |
7c52e0e8 L |
4809 | }, |
4810 | ||
592a252b | 4811 | /* PREFIX_VEX_0F5D */ |
7c52e0e8 | 4812 | { |
ec6f095a | 4813 | { "vminps", { XM, Vex, EXx }, 0 }, |
5b872f7d | 4814 | { "vminss", { XMScalar, VexScalar, EXxmm_md }, 0 }, |
ec6f095a | 4815 | { "vminpd", { XM, Vex, EXx }, 0 }, |
5b872f7d | 4816 | { "vminsd", { XMScalar, VexScalar, EXxmm_mq }, 0 }, |
7c52e0e8 L |
4817 | }, |
4818 | ||
592a252b | 4819 | /* PREFIX_VEX_0F5E */ |
7c52e0e8 | 4820 | { |
ec6f095a | 4821 | { "vdivps", { XM, Vex, EXx }, 0 }, |
5b872f7d | 4822 | { "vdivss", { XMScalar, VexScalar, EXxmm_md }, 0 }, |
ec6f095a | 4823 | { "vdivpd", { XM, Vex, EXx }, 0 }, |
5b872f7d | 4824 | { "vdivsd", { XMScalar, VexScalar, EXxmm_mq }, 0 }, |
7c52e0e8 L |
4825 | }, |
4826 | ||
592a252b | 4827 | /* PREFIX_VEX_0F5F */ |
7c52e0e8 | 4828 | { |
ec6f095a | 4829 | { "vmaxps", { XM, Vex, EXx }, 0 }, |
5b872f7d | 4830 | { "vmaxss", { XMScalar, VexScalar, EXxmm_md }, 0 }, |
ec6f095a | 4831 | { "vmaxpd", { XM, Vex, EXx }, 0 }, |
5b872f7d | 4832 | { "vmaxsd", { XMScalar, VexScalar, EXxmm_mq }, 0 }, |
7c52e0e8 L |
4833 | }, |
4834 | ||
592a252b | 4835 | /* PREFIX_VEX_0F60 */ |
7c52e0e8 | 4836 | { |
592d1631 L |
4837 | { Bad_Opcode }, |
4838 | { Bad_Opcode }, | |
ec6f095a | 4839 | { "vpunpcklbw", { XM, Vex, EXx }, 0 }, |
7c52e0e8 L |
4840 | }, |
4841 | ||
592a252b | 4842 | /* PREFIX_VEX_0F61 */ |
7c52e0e8 | 4843 | { |
592d1631 L |
4844 | { Bad_Opcode }, |
4845 | { Bad_Opcode }, | |
ec6f095a | 4846 | { "vpunpcklwd", { XM, Vex, EXx }, 0 }, |
7c52e0e8 L |
4847 | }, |
4848 | ||
592a252b | 4849 | /* PREFIX_VEX_0F62 */ |
7c52e0e8 | 4850 | { |
592d1631 L |
4851 | { Bad_Opcode }, |
4852 | { Bad_Opcode }, | |
ec6f095a | 4853 | { "vpunpckldq", { XM, Vex, EXx }, 0 }, |
7c52e0e8 L |
4854 | }, |
4855 | ||
592a252b | 4856 | /* PREFIX_VEX_0F63 */ |
7c52e0e8 | 4857 | { |
592d1631 L |
4858 | { Bad_Opcode }, |
4859 | { Bad_Opcode }, | |
ec6f095a | 4860 | { "vpacksswb", { XM, Vex, EXx }, 0 }, |
7c52e0e8 L |
4861 | }, |
4862 | ||
592a252b | 4863 | /* PREFIX_VEX_0F64 */ |
7c52e0e8 | 4864 | { |
592d1631 L |
4865 | { Bad_Opcode }, |
4866 | { Bad_Opcode }, | |
ec6f095a | 4867 | { "vpcmpgtb", { XM, Vex, EXx }, 0 }, |
7c52e0e8 L |
4868 | }, |
4869 | ||
592a252b | 4870 | /* PREFIX_VEX_0F65 */ |
7c52e0e8 | 4871 | { |
592d1631 L |
4872 | { Bad_Opcode }, |
4873 | { Bad_Opcode }, | |
ec6f095a | 4874 | { "vpcmpgtw", { XM, Vex, EXx }, 0 }, |
7c52e0e8 L |
4875 | }, |
4876 | ||
592a252b | 4877 | /* PREFIX_VEX_0F66 */ |
7c52e0e8 | 4878 | { |
592d1631 L |
4879 | { Bad_Opcode }, |
4880 | { Bad_Opcode }, | |
ec6f095a | 4881 | { "vpcmpgtd", { XM, Vex, EXx }, 0 }, |
7c52e0e8 | 4882 | }, |
6439fc28 | 4883 | |
592a252b | 4884 | /* PREFIX_VEX_0F67 */ |
331d2d0d | 4885 | { |
592d1631 L |
4886 | { Bad_Opcode }, |
4887 | { Bad_Opcode }, | |
ec6f095a | 4888 | { "vpackuswb", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
4889 | }, |
4890 | ||
592a252b | 4891 | /* PREFIX_VEX_0F68 */ |
c0f3af97 | 4892 | { |
592d1631 L |
4893 | { Bad_Opcode }, |
4894 | { Bad_Opcode }, | |
ec6f095a | 4895 | { "vpunpckhbw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
4896 | }, |
4897 | ||
592a252b | 4898 | /* PREFIX_VEX_0F69 */ |
c0f3af97 | 4899 | { |
592d1631 L |
4900 | { Bad_Opcode }, |
4901 | { Bad_Opcode }, | |
ec6f095a | 4902 | { "vpunpckhwd", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
4903 | }, |
4904 | ||
592a252b | 4905 | /* PREFIX_VEX_0F6A */ |
c0f3af97 | 4906 | { |
592d1631 L |
4907 | { Bad_Opcode }, |
4908 | { Bad_Opcode }, | |
ec6f095a | 4909 | { "vpunpckhdq", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
4910 | }, |
4911 | ||
592a252b | 4912 | /* PREFIX_VEX_0F6B */ |
c0f3af97 | 4913 | { |
592d1631 L |
4914 | { Bad_Opcode }, |
4915 | { Bad_Opcode }, | |
ec6f095a | 4916 | { "vpackssdw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
4917 | }, |
4918 | ||
592a252b | 4919 | /* PREFIX_VEX_0F6C */ |
c0f3af97 | 4920 | { |
592d1631 L |
4921 | { Bad_Opcode }, |
4922 | { Bad_Opcode }, | |
ec6f095a | 4923 | { "vpunpcklqdq", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
4924 | }, |
4925 | ||
592a252b | 4926 | /* PREFIX_VEX_0F6D */ |
c0f3af97 | 4927 | { |
592d1631 L |
4928 | { Bad_Opcode }, |
4929 | { Bad_Opcode }, | |
ec6f095a | 4930 | { "vpunpckhqdq", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
4931 | }, |
4932 | ||
592a252b | 4933 | /* PREFIX_VEX_0F6E */ |
c0f3af97 | 4934 | { |
592d1631 L |
4935 | { Bad_Opcode }, |
4936 | { Bad_Opcode }, | |
592a252b | 4937 | { VEX_LEN_TABLE (VEX_LEN_0F6E_P_2) }, |
c0f3af97 L |
4938 | }, |
4939 | ||
592a252b | 4940 | /* PREFIX_VEX_0F6F */ |
c0f3af97 | 4941 | { |
592d1631 | 4942 | { Bad_Opcode }, |
ec6f095a L |
4943 | { "vmovdqu", { XM, EXx }, 0 }, |
4944 | { "vmovdqa", { XM, EXx }, 0 }, | |
c0f3af97 L |
4945 | }, |
4946 | ||
592a252b | 4947 | /* PREFIX_VEX_0F70 */ |
c0f3af97 | 4948 | { |
592d1631 | 4949 | { Bad_Opcode }, |
ec6f095a L |
4950 | { "vpshufhw", { XM, EXx, Ib }, 0 }, |
4951 | { "vpshufd", { XM, EXx, Ib }, 0 }, | |
4952 | { "vpshuflw", { XM, EXx, Ib }, 0 }, | |
c0f3af97 L |
4953 | }, |
4954 | ||
592a252b | 4955 | /* PREFIX_VEX_0F71_REG_2 */ |
c0f3af97 | 4956 | { |
592d1631 L |
4957 | { Bad_Opcode }, |
4958 | { Bad_Opcode }, | |
ec6f095a | 4959 | { "vpsrlw", { Vex, XS, Ib }, 0 }, |
c0f3af97 L |
4960 | }, |
4961 | ||
592a252b | 4962 | /* PREFIX_VEX_0F71_REG_4 */ |
c0f3af97 | 4963 | { |
592d1631 L |
4964 | { Bad_Opcode }, |
4965 | { Bad_Opcode }, | |
ec6f095a | 4966 | { "vpsraw", { Vex, XS, Ib }, 0 }, |
c0f3af97 L |
4967 | }, |
4968 | ||
592a252b | 4969 | /* PREFIX_VEX_0F71_REG_6 */ |
c0f3af97 | 4970 | { |
592d1631 L |
4971 | { Bad_Opcode }, |
4972 | { Bad_Opcode }, | |
ec6f095a | 4973 | { "vpsllw", { Vex, XS, Ib }, 0 }, |
c0f3af97 L |
4974 | }, |
4975 | ||
592a252b | 4976 | /* PREFIX_VEX_0F72_REG_2 */ |
c0f3af97 | 4977 | { |
592d1631 L |
4978 | { Bad_Opcode }, |
4979 | { Bad_Opcode }, | |
ec6f095a | 4980 | { "vpsrld", { Vex, XS, Ib }, 0 }, |
c0f3af97 L |
4981 | }, |
4982 | ||
592a252b | 4983 | /* PREFIX_VEX_0F72_REG_4 */ |
c0f3af97 | 4984 | { |
592d1631 L |
4985 | { Bad_Opcode }, |
4986 | { Bad_Opcode }, | |
ec6f095a | 4987 | { "vpsrad", { Vex, XS, Ib }, 0 }, |
c0f3af97 L |
4988 | }, |
4989 | ||
592a252b | 4990 | /* PREFIX_VEX_0F72_REG_6 */ |
c0f3af97 | 4991 | { |
592d1631 L |
4992 | { Bad_Opcode }, |
4993 | { Bad_Opcode }, | |
ec6f095a | 4994 | { "vpslld", { Vex, XS, Ib }, 0 }, |
c0f3af97 L |
4995 | }, |
4996 | ||
592a252b | 4997 | /* PREFIX_VEX_0F73_REG_2 */ |
c0f3af97 | 4998 | { |
592d1631 L |
4999 | { Bad_Opcode }, |
5000 | { Bad_Opcode }, | |
ec6f095a | 5001 | { "vpsrlq", { Vex, XS, Ib }, 0 }, |
c0f3af97 L |
5002 | }, |
5003 | ||
592a252b | 5004 | /* PREFIX_VEX_0F73_REG_3 */ |
c0f3af97 | 5005 | { |
592d1631 L |
5006 | { Bad_Opcode }, |
5007 | { Bad_Opcode }, | |
ec6f095a | 5008 | { "vpsrldq", { Vex, XS, Ib }, 0 }, |
c0f3af97 L |
5009 | }, |
5010 | ||
592a252b | 5011 | /* PREFIX_VEX_0F73_REG_6 */ |
c0f3af97 | 5012 | { |
592d1631 L |
5013 | { Bad_Opcode }, |
5014 | { Bad_Opcode }, | |
ec6f095a | 5015 | { "vpsllq", { Vex, XS, Ib }, 0 }, |
c0f3af97 L |
5016 | }, |
5017 | ||
592a252b | 5018 | /* PREFIX_VEX_0F73_REG_7 */ |
c0f3af97 | 5019 | { |
592d1631 L |
5020 | { Bad_Opcode }, |
5021 | { Bad_Opcode }, | |
ec6f095a | 5022 | { "vpslldq", { Vex, XS, Ib }, 0 }, |
c0f3af97 L |
5023 | }, |
5024 | ||
592a252b | 5025 | /* PREFIX_VEX_0F74 */ |
c0f3af97 | 5026 | { |
592d1631 L |
5027 | { Bad_Opcode }, |
5028 | { Bad_Opcode }, | |
ec6f095a | 5029 | { "vpcmpeqb", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5030 | }, |
5031 | ||
592a252b | 5032 | /* PREFIX_VEX_0F75 */ |
c0f3af97 | 5033 | { |
592d1631 L |
5034 | { Bad_Opcode }, |
5035 | { Bad_Opcode }, | |
ec6f095a | 5036 | { "vpcmpeqw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5037 | }, |
5038 | ||
592a252b | 5039 | /* PREFIX_VEX_0F76 */ |
c0f3af97 | 5040 | { |
592d1631 L |
5041 | { Bad_Opcode }, |
5042 | { Bad_Opcode }, | |
ec6f095a | 5043 | { "vpcmpeqd", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5044 | }, |
5045 | ||
592a252b | 5046 | /* PREFIX_VEX_0F77 */ |
c0f3af97 | 5047 | { |
ec6f095a | 5048 | { VEX_LEN_TABLE (VEX_LEN_0F77_P_0) }, |
c0f3af97 L |
5049 | }, |
5050 | ||
592a252b | 5051 | /* PREFIX_VEX_0F7C */ |
c0f3af97 | 5052 | { |
592d1631 L |
5053 | { Bad_Opcode }, |
5054 | { Bad_Opcode }, | |
ec6f095a L |
5055 | { "vhaddpd", { XM, Vex, EXx }, 0 }, |
5056 | { "vhaddps", { XM, Vex, EXx }, 0 }, | |
c0f3af97 L |
5057 | }, |
5058 | ||
592a252b | 5059 | /* PREFIX_VEX_0F7D */ |
c0f3af97 | 5060 | { |
592d1631 L |
5061 | { Bad_Opcode }, |
5062 | { Bad_Opcode }, | |
ec6f095a L |
5063 | { "vhsubpd", { XM, Vex, EXx }, 0 }, |
5064 | { "vhsubps", { XM, Vex, EXx }, 0 }, | |
c0f3af97 L |
5065 | }, |
5066 | ||
592a252b | 5067 | /* PREFIX_VEX_0F7E */ |
c0f3af97 | 5068 | { |
592d1631 | 5069 | { Bad_Opcode }, |
592a252b L |
5070 | { VEX_LEN_TABLE (VEX_LEN_0F7E_P_1) }, |
5071 | { VEX_LEN_TABLE (VEX_LEN_0F7E_P_2) }, | |
c0f3af97 L |
5072 | }, |
5073 | ||
592a252b | 5074 | /* PREFIX_VEX_0F7F */ |
c0f3af97 | 5075 | { |
592d1631 | 5076 | { Bad_Opcode }, |
ec6f095a L |
5077 | { "vmovdqu", { EXxS, XM }, 0 }, |
5078 | { "vmovdqa", { EXxS, XM }, 0 }, | |
c0f3af97 L |
5079 | }, |
5080 | ||
43234a1e L |
5081 | /* PREFIX_VEX_0F90 */ |
5082 | { | |
5083 | { VEX_LEN_TABLE (VEX_LEN_0F90_P_0) }, | |
1ba585e8 IT |
5084 | { Bad_Opcode }, |
5085 | { VEX_LEN_TABLE (VEX_LEN_0F90_P_2) }, | |
43234a1e L |
5086 | }, |
5087 | ||
5088 | /* PREFIX_VEX_0F91 */ | |
5089 | { | |
5090 | { VEX_LEN_TABLE (VEX_LEN_0F91_P_0) }, | |
1ba585e8 IT |
5091 | { Bad_Opcode }, |
5092 | { VEX_LEN_TABLE (VEX_LEN_0F91_P_2) }, | |
43234a1e L |
5093 | }, |
5094 | ||
5095 | /* PREFIX_VEX_0F92 */ | |
5096 | { | |
5097 | { VEX_LEN_TABLE (VEX_LEN_0F92_P_0) }, | |
1ba585e8 | 5098 | { Bad_Opcode }, |
90a915bf | 5099 | { VEX_LEN_TABLE (VEX_LEN_0F92_P_2) }, |
1ba585e8 | 5100 | { VEX_LEN_TABLE (VEX_LEN_0F92_P_3) }, |
43234a1e L |
5101 | }, |
5102 | ||
5103 | /* PREFIX_VEX_0F93 */ | |
5104 | { | |
5105 | { VEX_LEN_TABLE (VEX_LEN_0F93_P_0) }, | |
1ba585e8 | 5106 | { Bad_Opcode }, |
90a915bf | 5107 | { VEX_LEN_TABLE (VEX_LEN_0F93_P_2) }, |
1ba585e8 | 5108 | { VEX_LEN_TABLE (VEX_LEN_0F93_P_3) }, |
43234a1e L |
5109 | }, |
5110 | ||
5111 | /* PREFIX_VEX_0F98 */ | |
5112 | { | |
5113 | { VEX_LEN_TABLE (VEX_LEN_0F98_P_0) }, | |
1ba585e8 IT |
5114 | { Bad_Opcode }, |
5115 | { VEX_LEN_TABLE (VEX_LEN_0F98_P_2) }, | |
5116 | }, | |
5117 | ||
5118 | /* PREFIX_VEX_0F99 */ | |
5119 | { | |
5120 | { VEX_LEN_TABLE (VEX_LEN_0F99_P_0) }, | |
5121 | { Bad_Opcode }, | |
5122 | { VEX_LEN_TABLE (VEX_LEN_0F99_P_2) }, | |
43234a1e L |
5123 | }, |
5124 | ||
592a252b | 5125 | /* PREFIX_VEX_0FC2 */ |
c0f3af97 | 5126 | { |
ec6f095a | 5127 | { "vcmpps", { XM, Vex, EXx, VCMP }, 0 }, |
5b872f7d | 5128 | { "vcmpss", { XMScalar, VexScalar, EXxmm_md, VCMP }, 0 }, |
ec6f095a | 5129 | { "vcmppd", { XM, Vex, EXx, VCMP }, 0 }, |
5b872f7d | 5130 | { "vcmpsd", { XMScalar, VexScalar, EXxmm_mq, VCMP }, 0 }, |
c0f3af97 L |
5131 | }, |
5132 | ||
592a252b | 5133 | /* PREFIX_VEX_0FC4 */ |
c0f3af97 | 5134 | { |
592d1631 L |
5135 | { Bad_Opcode }, |
5136 | { Bad_Opcode }, | |
592a252b | 5137 | { VEX_LEN_TABLE (VEX_LEN_0FC4_P_2) }, |
c0f3af97 L |
5138 | }, |
5139 | ||
592a252b | 5140 | /* PREFIX_VEX_0FC5 */ |
c0f3af97 | 5141 | { |
592d1631 L |
5142 | { Bad_Opcode }, |
5143 | { Bad_Opcode }, | |
592a252b | 5144 | { VEX_LEN_TABLE (VEX_LEN_0FC5_P_2) }, |
c0f3af97 L |
5145 | }, |
5146 | ||
592a252b | 5147 | /* PREFIX_VEX_0FD0 */ |
c0f3af97 | 5148 | { |
592d1631 L |
5149 | { Bad_Opcode }, |
5150 | { Bad_Opcode }, | |
ec6f095a L |
5151 | { "vaddsubpd", { XM, Vex, EXx }, 0 }, |
5152 | { "vaddsubps", { XM, Vex, EXx }, 0 }, | |
c0f3af97 L |
5153 | }, |
5154 | ||
592a252b | 5155 | /* PREFIX_VEX_0FD1 */ |
c0f3af97 | 5156 | { |
592d1631 L |
5157 | { Bad_Opcode }, |
5158 | { Bad_Opcode }, | |
ec6f095a | 5159 | { "vpsrlw", { XM, Vex, EXxmm }, 0 }, |
c0f3af97 L |
5160 | }, |
5161 | ||
592a252b | 5162 | /* PREFIX_VEX_0FD2 */ |
c0f3af97 | 5163 | { |
592d1631 L |
5164 | { Bad_Opcode }, |
5165 | { Bad_Opcode }, | |
ec6f095a | 5166 | { "vpsrld", { XM, Vex, EXxmm }, 0 }, |
c0f3af97 L |
5167 | }, |
5168 | ||
592a252b | 5169 | /* PREFIX_VEX_0FD3 */ |
c0f3af97 | 5170 | { |
592d1631 L |
5171 | { Bad_Opcode }, |
5172 | { Bad_Opcode }, | |
ec6f095a | 5173 | { "vpsrlq", { XM, Vex, EXxmm }, 0 }, |
c0f3af97 L |
5174 | }, |
5175 | ||
592a252b | 5176 | /* PREFIX_VEX_0FD4 */ |
c0f3af97 | 5177 | { |
592d1631 L |
5178 | { Bad_Opcode }, |
5179 | { Bad_Opcode }, | |
ec6f095a | 5180 | { "vpaddq", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5181 | }, |
5182 | ||
592a252b | 5183 | /* PREFIX_VEX_0FD5 */ |
c0f3af97 | 5184 | { |
592d1631 L |
5185 | { Bad_Opcode }, |
5186 | { Bad_Opcode }, | |
ec6f095a | 5187 | { "vpmullw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5188 | }, |
5189 | ||
592a252b | 5190 | /* PREFIX_VEX_0FD6 */ |
c0f3af97 | 5191 | { |
592d1631 L |
5192 | { Bad_Opcode }, |
5193 | { Bad_Opcode }, | |
592a252b | 5194 | { VEX_LEN_TABLE (VEX_LEN_0FD6_P_2) }, |
c0f3af97 L |
5195 | }, |
5196 | ||
592a252b | 5197 | /* PREFIX_VEX_0FD7 */ |
c0f3af97 | 5198 | { |
592d1631 L |
5199 | { Bad_Opcode }, |
5200 | { Bad_Opcode }, | |
592a252b | 5201 | { MOD_TABLE (MOD_VEX_0FD7_PREFIX_2) }, |
c0f3af97 L |
5202 | }, |
5203 | ||
592a252b | 5204 | /* PREFIX_VEX_0FD8 */ |
c0f3af97 | 5205 | { |
592d1631 L |
5206 | { Bad_Opcode }, |
5207 | { Bad_Opcode }, | |
ec6f095a | 5208 | { "vpsubusb", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5209 | }, |
5210 | ||
592a252b | 5211 | /* PREFIX_VEX_0FD9 */ |
c0f3af97 | 5212 | { |
592d1631 L |
5213 | { Bad_Opcode }, |
5214 | { Bad_Opcode }, | |
ec6f095a | 5215 | { "vpsubusw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5216 | }, |
5217 | ||
592a252b | 5218 | /* PREFIX_VEX_0FDA */ |
c0f3af97 | 5219 | { |
592d1631 L |
5220 | { Bad_Opcode }, |
5221 | { Bad_Opcode }, | |
ec6f095a | 5222 | { "vpminub", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5223 | }, |
5224 | ||
592a252b | 5225 | /* PREFIX_VEX_0FDB */ |
c0f3af97 | 5226 | { |
592d1631 L |
5227 | { Bad_Opcode }, |
5228 | { Bad_Opcode }, | |
ec6f095a | 5229 | { "vpand", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5230 | }, |
5231 | ||
592a252b | 5232 | /* PREFIX_VEX_0FDC */ |
c0f3af97 | 5233 | { |
592d1631 L |
5234 | { Bad_Opcode }, |
5235 | { Bad_Opcode }, | |
ec6f095a | 5236 | { "vpaddusb", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5237 | }, |
5238 | ||
592a252b | 5239 | /* PREFIX_VEX_0FDD */ |
c0f3af97 | 5240 | { |
592d1631 L |
5241 | { Bad_Opcode }, |
5242 | { Bad_Opcode }, | |
ec6f095a | 5243 | { "vpaddusw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5244 | }, |
5245 | ||
592a252b | 5246 | /* PREFIX_VEX_0FDE */ |
c0f3af97 | 5247 | { |
592d1631 L |
5248 | { Bad_Opcode }, |
5249 | { Bad_Opcode }, | |
ec6f095a | 5250 | { "vpmaxub", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5251 | }, |
5252 | ||
592a252b | 5253 | /* PREFIX_VEX_0FDF */ |
c0f3af97 | 5254 | { |
592d1631 L |
5255 | { Bad_Opcode }, |
5256 | { Bad_Opcode }, | |
ec6f095a | 5257 | { "vpandn", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5258 | }, |
5259 | ||
592a252b | 5260 | /* PREFIX_VEX_0FE0 */ |
c0f3af97 | 5261 | { |
592d1631 L |
5262 | { Bad_Opcode }, |
5263 | { Bad_Opcode }, | |
ec6f095a | 5264 | { "vpavgb", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5265 | }, |
5266 | ||
592a252b | 5267 | /* PREFIX_VEX_0FE1 */ |
c0f3af97 | 5268 | { |
592d1631 L |
5269 | { Bad_Opcode }, |
5270 | { Bad_Opcode }, | |
ec6f095a | 5271 | { "vpsraw", { XM, Vex, EXxmm }, 0 }, |
c0f3af97 L |
5272 | }, |
5273 | ||
592a252b | 5274 | /* PREFIX_VEX_0FE2 */ |
c0f3af97 | 5275 | { |
592d1631 L |
5276 | { Bad_Opcode }, |
5277 | { Bad_Opcode }, | |
ec6f095a | 5278 | { "vpsrad", { XM, Vex, EXxmm }, 0 }, |
c0f3af97 L |
5279 | }, |
5280 | ||
592a252b | 5281 | /* PREFIX_VEX_0FE3 */ |
c0f3af97 | 5282 | { |
592d1631 L |
5283 | { Bad_Opcode }, |
5284 | { Bad_Opcode }, | |
ec6f095a | 5285 | { "vpavgw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5286 | }, |
5287 | ||
592a252b | 5288 | /* PREFIX_VEX_0FE4 */ |
c0f3af97 | 5289 | { |
592d1631 L |
5290 | { Bad_Opcode }, |
5291 | { Bad_Opcode }, | |
ec6f095a | 5292 | { "vpmulhuw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5293 | }, |
5294 | ||
592a252b | 5295 | /* PREFIX_VEX_0FE5 */ |
c0f3af97 | 5296 | { |
592d1631 L |
5297 | { Bad_Opcode }, |
5298 | { Bad_Opcode }, | |
ec6f095a | 5299 | { "vpmulhw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5300 | }, |
5301 | ||
592a252b | 5302 | /* PREFIX_VEX_0FE6 */ |
c0f3af97 | 5303 | { |
592d1631 | 5304 | { Bad_Opcode }, |
ec6f095a L |
5305 | { "vcvtdq2pd", { XM, EXxmmq }, 0 }, |
5306 | { "vcvttpd2dq%XY", { XMM, EXx }, 0 }, | |
5307 | { "vcvtpd2dq%XY", { XMM, EXx }, 0 }, | |
c0f3af97 L |
5308 | }, |
5309 | ||
592a252b | 5310 | /* PREFIX_VEX_0FE7 */ |
c0f3af97 | 5311 | { |
592d1631 L |
5312 | { Bad_Opcode }, |
5313 | { Bad_Opcode }, | |
592a252b | 5314 | { MOD_TABLE (MOD_VEX_0FE7_PREFIX_2) }, |
c0f3af97 L |
5315 | }, |
5316 | ||
592a252b | 5317 | /* PREFIX_VEX_0FE8 */ |
c0f3af97 | 5318 | { |
592d1631 L |
5319 | { Bad_Opcode }, |
5320 | { Bad_Opcode }, | |
ec6f095a | 5321 | { "vpsubsb", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5322 | }, |
5323 | ||
592a252b | 5324 | /* PREFIX_VEX_0FE9 */ |
c0f3af97 | 5325 | { |
592d1631 L |
5326 | { Bad_Opcode }, |
5327 | { Bad_Opcode }, | |
ec6f095a | 5328 | { "vpsubsw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5329 | }, |
5330 | ||
592a252b | 5331 | /* PREFIX_VEX_0FEA */ |
c0f3af97 | 5332 | { |
592d1631 L |
5333 | { Bad_Opcode }, |
5334 | { Bad_Opcode }, | |
ec6f095a | 5335 | { "vpminsw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5336 | }, |
5337 | ||
592a252b | 5338 | /* PREFIX_VEX_0FEB */ |
c0f3af97 | 5339 | { |
592d1631 L |
5340 | { Bad_Opcode }, |
5341 | { Bad_Opcode }, | |
ec6f095a | 5342 | { "vpor", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5343 | }, |
5344 | ||
592a252b | 5345 | /* PREFIX_VEX_0FEC */ |
c0f3af97 | 5346 | { |
592d1631 L |
5347 | { Bad_Opcode }, |
5348 | { Bad_Opcode }, | |
ec6f095a | 5349 | { "vpaddsb", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5350 | }, |
5351 | ||
592a252b | 5352 | /* PREFIX_VEX_0FED */ |
c0f3af97 | 5353 | { |
592d1631 L |
5354 | { Bad_Opcode }, |
5355 | { Bad_Opcode }, | |
ec6f095a | 5356 | { "vpaddsw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5357 | }, |
5358 | ||
592a252b | 5359 | /* PREFIX_VEX_0FEE */ |
c0f3af97 | 5360 | { |
592d1631 L |
5361 | { Bad_Opcode }, |
5362 | { Bad_Opcode }, | |
ec6f095a | 5363 | { "vpmaxsw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5364 | }, |
5365 | ||
592a252b | 5366 | /* PREFIX_VEX_0FEF */ |
c0f3af97 | 5367 | { |
592d1631 L |
5368 | { Bad_Opcode }, |
5369 | { Bad_Opcode }, | |
ec6f095a | 5370 | { "vpxor", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5371 | }, |
5372 | ||
592a252b | 5373 | /* PREFIX_VEX_0FF0 */ |
c0f3af97 | 5374 | { |
592d1631 L |
5375 | { Bad_Opcode }, |
5376 | { Bad_Opcode }, | |
5377 | { Bad_Opcode }, | |
592a252b | 5378 | { MOD_TABLE (MOD_VEX_0FF0_PREFIX_3) }, |
c0f3af97 L |
5379 | }, |
5380 | ||
592a252b | 5381 | /* PREFIX_VEX_0FF1 */ |
c0f3af97 | 5382 | { |
592d1631 L |
5383 | { Bad_Opcode }, |
5384 | { Bad_Opcode }, | |
ec6f095a | 5385 | { "vpsllw", { XM, Vex, EXxmm }, 0 }, |
c0f3af97 L |
5386 | }, |
5387 | ||
592a252b | 5388 | /* PREFIX_VEX_0FF2 */ |
c0f3af97 | 5389 | { |
592d1631 L |
5390 | { Bad_Opcode }, |
5391 | { Bad_Opcode }, | |
ec6f095a | 5392 | { "vpslld", { XM, Vex, EXxmm }, 0 }, |
c0f3af97 L |
5393 | }, |
5394 | ||
592a252b | 5395 | /* PREFIX_VEX_0FF3 */ |
c0f3af97 | 5396 | { |
592d1631 L |
5397 | { Bad_Opcode }, |
5398 | { Bad_Opcode }, | |
ec6f095a | 5399 | { "vpsllq", { XM, Vex, EXxmm }, 0 }, |
c0f3af97 L |
5400 | }, |
5401 | ||
592a252b | 5402 | /* PREFIX_VEX_0FF4 */ |
c0f3af97 | 5403 | { |
592d1631 L |
5404 | { Bad_Opcode }, |
5405 | { Bad_Opcode }, | |
ec6f095a | 5406 | { "vpmuludq", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5407 | }, |
5408 | ||
592a252b | 5409 | /* PREFIX_VEX_0FF5 */ |
c0f3af97 | 5410 | { |
592d1631 L |
5411 | { Bad_Opcode }, |
5412 | { Bad_Opcode }, | |
ec6f095a | 5413 | { "vpmaddwd", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5414 | }, |
5415 | ||
592a252b | 5416 | /* PREFIX_VEX_0FF6 */ |
c0f3af97 | 5417 | { |
592d1631 L |
5418 | { Bad_Opcode }, |
5419 | { Bad_Opcode }, | |
ec6f095a | 5420 | { "vpsadbw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5421 | }, |
5422 | ||
592a252b | 5423 | /* PREFIX_VEX_0FF7 */ |
c0f3af97 | 5424 | { |
592d1631 L |
5425 | { Bad_Opcode }, |
5426 | { Bad_Opcode }, | |
592a252b | 5427 | { VEX_LEN_TABLE (VEX_LEN_0FF7_P_2) }, |
c0f3af97 L |
5428 | }, |
5429 | ||
592a252b | 5430 | /* PREFIX_VEX_0FF8 */ |
c0f3af97 | 5431 | { |
592d1631 L |
5432 | { Bad_Opcode }, |
5433 | { Bad_Opcode }, | |
ec6f095a | 5434 | { "vpsubb", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5435 | }, |
5436 | ||
592a252b | 5437 | /* PREFIX_VEX_0FF9 */ |
c0f3af97 | 5438 | { |
592d1631 L |
5439 | { Bad_Opcode }, |
5440 | { Bad_Opcode }, | |
ec6f095a | 5441 | { "vpsubw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5442 | }, |
5443 | ||
592a252b | 5444 | /* PREFIX_VEX_0FFA */ |
c0f3af97 | 5445 | { |
592d1631 L |
5446 | { Bad_Opcode }, |
5447 | { Bad_Opcode }, | |
ec6f095a | 5448 | { "vpsubd", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5449 | }, |
5450 | ||
592a252b | 5451 | /* PREFIX_VEX_0FFB */ |
c0f3af97 | 5452 | { |
592d1631 L |
5453 | { Bad_Opcode }, |
5454 | { Bad_Opcode }, | |
ec6f095a | 5455 | { "vpsubq", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5456 | }, |
5457 | ||
592a252b | 5458 | /* PREFIX_VEX_0FFC */ |
c0f3af97 | 5459 | { |
592d1631 L |
5460 | { Bad_Opcode }, |
5461 | { Bad_Opcode }, | |
ec6f095a | 5462 | { "vpaddb", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5463 | }, |
5464 | ||
592a252b | 5465 | /* PREFIX_VEX_0FFD */ |
c0f3af97 | 5466 | { |
592d1631 L |
5467 | { Bad_Opcode }, |
5468 | { Bad_Opcode }, | |
ec6f095a | 5469 | { "vpaddw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5470 | }, |
5471 | ||
592a252b | 5472 | /* PREFIX_VEX_0FFE */ |
c0f3af97 | 5473 | { |
592d1631 L |
5474 | { Bad_Opcode }, |
5475 | { Bad_Opcode }, | |
ec6f095a | 5476 | { "vpaddd", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5477 | }, |
5478 | ||
592a252b | 5479 | /* PREFIX_VEX_0F3800 */ |
c0f3af97 | 5480 | { |
592d1631 L |
5481 | { Bad_Opcode }, |
5482 | { Bad_Opcode }, | |
ec6f095a | 5483 | { "vpshufb", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5484 | }, |
5485 | ||
592a252b | 5486 | /* PREFIX_VEX_0F3801 */ |
c0f3af97 | 5487 | { |
592d1631 L |
5488 | { Bad_Opcode }, |
5489 | { Bad_Opcode }, | |
ec6f095a | 5490 | { "vphaddw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5491 | }, |
5492 | ||
592a252b | 5493 | /* PREFIX_VEX_0F3802 */ |
c0f3af97 | 5494 | { |
592d1631 L |
5495 | { Bad_Opcode }, |
5496 | { Bad_Opcode }, | |
ec6f095a | 5497 | { "vphaddd", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5498 | }, |
5499 | ||
592a252b | 5500 | /* PREFIX_VEX_0F3803 */ |
c0f3af97 | 5501 | { |
592d1631 L |
5502 | { Bad_Opcode }, |
5503 | { Bad_Opcode }, | |
ec6f095a | 5504 | { "vphaddsw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5505 | }, |
5506 | ||
592a252b | 5507 | /* PREFIX_VEX_0F3804 */ |
c0f3af97 | 5508 | { |
592d1631 L |
5509 | { Bad_Opcode }, |
5510 | { Bad_Opcode }, | |
ec6f095a | 5511 | { "vpmaddubsw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5512 | }, |
5513 | ||
592a252b | 5514 | /* PREFIX_VEX_0F3805 */ |
c0f3af97 | 5515 | { |
592d1631 L |
5516 | { Bad_Opcode }, |
5517 | { Bad_Opcode }, | |
ec6f095a | 5518 | { "vphsubw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5519 | }, |
5520 | ||
592a252b | 5521 | /* PREFIX_VEX_0F3806 */ |
c0f3af97 | 5522 | { |
592d1631 L |
5523 | { Bad_Opcode }, |
5524 | { Bad_Opcode }, | |
ec6f095a | 5525 | { "vphsubd", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5526 | }, |
5527 | ||
592a252b | 5528 | /* PREFIX_VEX_0F3807 */ |
c0f3af97 | 5529 | { |
592d1631 L |
5530 | { Bad_Opcode }, |
5531 | { Bad_Opcode }, | |
ec6f095a | 5532 | { "vphsubsw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5533 | }, |
5534 | ||
592a252b | 5535 | /* PREFIX_VEX_0F3808 */ |
c0f3af97 | 5536 | { |
592d1631 L |
5537 | { Bad_Opcode }, |
5538 | { Bad_Opcode }, | |
ec6f095a | 5539 | { "vpsignb", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5540 | }, |
5541 | ||
592a252b | 5542 | /* PREFIX_VEX_0F3809 */ |
c0f3af97 | 5543 | { |
592d1631 L |
5544 | { Bad_Opcode }, |
5545 | { Bad_Opcode }, | |
ec6f095a | 5546 | { "vpsignw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5547 | }, |
5548 | ||
592a252b | 5549 | /* PREFIX_VEX_0F380A */ |
c0f3af97 | 5550 | { |
592d1631 L |
5551 | { Bad_Opcode }, |
5552 | { Bad_Opcode }, | |
ec6f095a | 5553 | { "vpsignd", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5554 | }, |
5555 | ||
592a252b | 5556 | /* PREFIX_VEX_0F380B */ |
c0f3af97 | 5557 | { |
592d1631 L |
5558 | { Bad_Opcode }, |
5559 | { Bad_Opcode }, | |
ec6f095a | 5560 | { "vpmulhrsw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5561 | }, |
5562 | ||
592a252b | 5563 | /* PREFIX_VEX_0F380C */ |
c0f3af97 | 5564 | { |
592d1631 L |
5565 | { Bad_Opcode }, |
5566 | { Bad_Opcode }, | |
592a252b | 5567 | { VEX_W_TABLE (VEX_W_0F380C_P_2) }, |
c0f3af97 L |
5568 | }, |
5569 | ||
592a252b | 5570 | /* PREFIX_VEX_0F380D */ |
c0f3af97 | 5571 | { |
592d1631 L |
5572 | { Bad_Opcode }, |
5573 | { Bad_Opcode }, | |
592a252b | 5574 | { VEX_W_TABLE (VEX_W_0F380D_P_2) }, |
c0f3af97 L |
5575 | }, |
5576 | ||
592a252b | 5577 | /* PREFIX_VEX_0F380E */ |
c0f3af97 | 5578 | { |
592d1631 L |
5579 | { Bad_Opcode }, |
5580 | { Bad_Opcode }, | |
592a252b | 5581 | { VEX_W_TABLE (VEX_W_0F380E_P_2) }, |
c0f3af97 L |
5582 | }, |
5583 | ||
592a252b | 5584 | /* PREFIX_VEX_0F380F */ |
c0f3af97 | 5585 | { |
592d1631 L |
5586 | { Bad_Opcode }, |
5587 | { Bad_Opcode }, | |
592a252b | 5588 | { VEX_W_TABLE (VEX_W_0F380F_P_2) }, |
c0f3af97 L |
5589 | }, |
5590 | ||
592a252b | 5591 | /* PREFIX_VEX_0F3813 */ |
c7b8aa3a L |
5592 | { |
5593 | { Bad_Opcode }, | |
5594 | { Bad_Opcode }, | |
bf890a93 | 5595 | { "vcvtph2ps", { XM, EXxmmq }, 0 }, |
c7b8aa3a L |
5596 | }, |
5597 | ||
6c30d220 L |
5598 | /* PREFIX_VEX_0F3816 */ |
5599 | { | |
5600 | { Bad_Opcode }, | |
5601 | { Bad_Opcode }, | |
5602 | { VEX_LEN_TABLE (VEX_LEN_0F3816_P_2) }, | |
5603 | }, | |
5604 | ||
592a252b | 5605 | /* PREFIX_VEX_0F3817 */ |
c0f3af97 | 5606 | { |
592d1631 L |
5607 | { Bad_Opcode }, |
5608 | { Bad_Opcode }, | |
ec6f095a | 5609 | { "vptest", { XM, EXx }, 0 }, |
c0f3af97 L |
5610 | }, |
5611 | ||
592a252b | 5612 | /* PREFIX_VEX_0F3818 */ |
c0f3af97 | 5613 | { |
592d1631 L |
5614 | { Bad_Opcode }, |
5615 | { Bad_Opcode }, | |
6c30d220 | 5616 | { VEX_W_TABLE (VEX_W_0F3818_P_2) }, |
c0f3af97 L |
5617 | }, |
5618 | ||
592a252b | 5619 | /* PREFIX_VEX_0F3819 */ |
c0f3af97 | 5620 | { |
592d1631 L |
5621 | { Bad_Opcode }, |
5622 | { Bad_Opcode }, | |
6c30d220 | 5623 | { VEX_LEN_TABLE (VEX_LEN_0F3819_P_2) }, |
c0f3af97 L |
5624 | }, |
5625 | ||
592a252b | 5626 | /* PREFIX_VEX_0F381A */ |
c0f3af97 | 5627 | { |
592d1631 L |
5628 | { Bad_Opcode }, |
5629 | { Bad_Opcode }, | |
592a252b | 5630 | { MOD_TABLE (MOD_VEX_0F381A_PREFIX_2) }, |
c0f3af97 L |
5631 | }, |
5632 | ||
592a252b | 5633 | /* PREFIX_VEX_0F381C */ |
c0f3af97 | 5634 | { |
592d1631 L |
5635 | { Bad_Opcode }, |
5636 | { Bad_Opcode }, | |
ec6f095a | 5637 | { "vpabsb", { XM, EXx }, 0 }, |
c0f3af97 L |
5638 | }, |
5639 | ||
592a252b | 5640 | /* PREFIX_VEX_0F381D */ |
c0f3af97 | 5641 | { |
592d1631 L |
5642 | { Bad_Opcode }, |
5643 | { Bad_Opcode }, | |
ec6f095a | 5644 | { "vpabsw", { XM, EXx }, 0 }, |
c0f3af97 L |
5645 | }, |
5646 | ||
592a252b | 5647 | /* PREFIX_VEX_0F381E */ |
c0f3af97 | 5648 | { |
592d1631 L |
5649 | { Bad_Opcode }, |
5650 | { Bad_Opcode }, | |
ec6f095a | 5651 | { "vpabsd", { XM, EXx }, 0 }, |
c0f3af97 L |
5652 | }, |
5653 | ||
592a252b | 5654 | /* PREFIX_VEX_0F3820 */ |
c0f3af97 | 5655 | { |
592d1631 L |
5656 | { Bad_Opcode }, |
5657 | { Bad_Opcode }, | |
ec6f095a | 5658 | { "vpmovsxbw", { XM, EXxmmq }, 0 }, |
c0f3af97 L |
5659 | }, |
5660 | ||
592a252b | 5661 | /* PREFIX_VEX_0F3821 */ |
c0f3af97 | 5662 | { |
592d1631 L |
5663 | { Bad_Opcode }, |
5664 | { Bad_Opcode }, | |
ec6f095a | 5665 | { "vpmovsxbd", { XM, EXxmmqd }, 0 }, |
c0f3af97 L |
5666 | }, |
5667 | ||
592a252b | 5668 | /* PREFIX_VEX_0F3822 */ |
c0f3af97 | 5669 | { |
592d1631 L |
5670 | { Bad_Opcode }, |
5671 | { Bad_Opcode }, | |
ec6f095a | 5672 | { "vpmovsxbq", { XM, EXxmmdw }, 0 }, |
c0f3af97 L |
5673 | }, |
5674 | ||
592a252b | 5675 | /* PREFIX_VEX_0F3823 */ |
c0f3af97 | 5676 | { |
592d1631 L |
5677 | { Bad_Opcode }, |
5678 | { Bad_Opcode }, | |
ec6f095a | 5679 | { "vpmovsxwd", { XM, EXxmmq }, 0 }, |
c0f3af97 L |
5680 | }, |
5681 | ||
592a252b | 5682 | /* PREFIX_VEX_0F3824 */ |
c0f3af97 | 5683 | { |
592d1631 L |
5684 | { Bad_Opcode }, |
5685 | { Bad_Opcode }, | |
ec6f095a | 5686 | { "vpmovsxwq", { XM, EXxmmqd }, 0 }, |
c0f3af97 L |
5687 | }, |
5688 | ||
592a252b | 5689 | /* PREFIX_VEX_0F3825 */ |
c0f3af97 | 5690 | { |
592d1631 L |
5691 | { Bad_Opcode }, |
5692 | { Bad_Opcode }, | |
ec6f095a | 5693 | { "vpmovsxdq", { XM, EXxmmq }, 0 }, |
c0f3af97 L |
5694 | }, |
5695 | ||
592a252b | 5696 | /* PREFIX_VEX_0F3828 */ |
c0f3af97 | 5697 | { |
592d1631 L |
5698 | { Bad_Opcode }, |
5699 | { Bad_Opcode }, | |
ec6f095a | 5700 | { "vpmuldq", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5701 | }, |
5702 | ||
592a252b | 5703 | /* PREFIX_VEX_0F3829 */ |
c0f3af97 | 5704 | { |
592d1631 L |
5705 | { Bad_Opcode }, |
5706 | { Bad_Opcode }, | |
ec6f095a | 5707 | { "vpcmpeqq", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5708 | }, |
5709 | ||
592a252b | 5710 | /* PREFIX_VEX_0F382A */ |
c0f3af97 | 5711 | { |
592d1631 L |
5712 | { Bad_Opcode }, |
5713 | { Bad_Opcode }, | |
592a252b | 5714 | { MOD_TABLE (MOD_VEX_0F382A_PREFIX_2) }, |
c0f3af97 L |
5715 | }, |
5716 | ||
592a252b | 5717 | /* PREFIX_VEX_0F382B */ |
c0f3af97 | 5718 | { |
592d1631 L |
5719 | { Bad_Opcode }, |
5720 | { Bad_Opcode }, | |
ec6f095a | 5721 | { "vpackusdw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5722 | }, |
5723 | ||
592a252b | 5724 | /* PREFIX_VEX_0F382C */ |
c0f3af97 | 5725 | { |
592d1631 L |
5726 | { Bad_Opcode }, |
5727 | { Bad_Opcode }, | |
592a252b | 5728 | { MOD_TABLE (MOD_VEX_0F382C_PREFIX_2) }, |
c0f3af97 L |
5729 | }, |
5730 | ||
592a252b | 5731 | /* PREFIX_VEX_0F382D */ |
c0f3af97 | 5732 | { |
592d1631 L |
5733 | { Bad_Opcode }, |
5734 | { Bad_Opcode }, | |
592a252b | 5735 | { MOD_TABLE (MOD_VEX_0F382D_PREFIX_2) }, |
c0f3af97 L |
5736 | }, |
5737 | ||
592a252b | 5738 | /* PREFIX_VEX_0F382E */ |
c0f3af97 | 5739 | { |
592d1631 L |
5740 | { Bad_Opcode }, |
5741 | { Bad_Opcode }, | |
592a252b | 5742 | { MOD_TABLE (MOD_VEX_0F382E_PREFIX_2) }, |
c0f3af97 L |
5743 | }, |
5744 | ||
592a252b | 5745 | /* PREFIX_VEX_0F382F */ |
c0f3af97 | 5746 | { |
592d1631 L |
5747 | { Bad_Opcode }, |
5748 | { Bad_Opcode }, | |
592a252b | 5749 | { MOD_TABLE (MOD_VEX_0F382F_PREFIX_2) }, |
c0f3af97 L |
5750 | }, |
5751 | ||
592a252b | 5752 | /* PREFIX_VEX_0F3830 */ |
c0f3af97 | 5753 | { |
592d1631 L |
5754 | { Bad_Opcode }, |
5755 | { Bad_Opcode }, | |
ec6f095a | 5756 | { "vpmovzxbw", { XM, EXxmmq }, 0 }, |
c0f3af97 L |
5757 | }, |
5758 | ||
592a252b | 5759 | /* PREFIX_VEX_0F3831 */ |
c0f3af97 | 5760 | { |
592d1631 L |
5761 | { Bad_Opcode }, |
5762 | { Bad_Opcode }, | |
ec6f095a | 5763 | { "vpmovzxbd", { XM, EXxmmqd }, 0 }, |
c0f3af97 L |
5764 | }, |
5765 | ||
592a252b | 5766 | /* PREFIX_VEX_0F3832 */ |
c0f3af97 | 5767 | { |
592d1631 L |
5768 | { Bad_Opcode }, |
5769 | { Bad_Opcode }, | |
ec6f095a | 5770 | { "vpmovzxbq", { XM, EXxmmdw }, 0 }, |
c0f3af97 L |
5771 | }, |
5772 | ||
592a252b | 5773 | /* PREFIX_VEX_0F3833 */ |
c0f3af97 | 5774 | { |
592d1631 L |
5775 | { Bad_Opcode }, |
5776 | { Bad_Opcode }, | |
ec6f095a | 5777 | { "vpmovzxwd", { XM, EXxmmq }, 0 }, |
c0f3af97 L |
5778 | }, |
5779 | ||
592a252b | 5780 | /* PREFIX_VEX_0F3834 */ |
c0f3af97 | 5781 | { |
592d1631 L |
5782 | { Bad_Opcode }, |
5783 | { Bad_Opcode }, | |
ec6f095a | 5784 | { "vpmovzxwq", { XM, EXxmmqd }, 0 }, |
c0f3af97 L |
5785 | }, |
5786 | ||
592a252b | 5787 | /* PREFIX_VEX_0F3835 */ |
c0f3af97 | 5788 | { |
592d1631 L |
5789 | { Bad_Opcode }, |
5790 | { Bad_Opcode }, | |
ec6f095a | 5791 | { "vpmovzxdq", { XM, EXxmmq }, 0 }, |
6c30d220 L |
5792 | }, |
5793 | ||
5794 | /* PREFIX_VEX_0F3836 */ | |
5795 | { | |
5796 | { Bad_Opcode }, | |
5797 | { Bad_Opcode }, | |
5798 | { VEX_LEN_TABLE (VEX_LEN_0F3836_P_2) }, | |
c0f3af97 L |
5799 | }, |
5800 | ||
592a252b | 5801 | /* PREFIX_VEX_0F3837 */ |
c0f3af97 | 5802 | { |
592d1631 L |
5803 | { Bad_Opcode }, |
5804 | { Bad_Opcode }, | |
ec6f095a | 5805 | { "vpcmpgtq", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5806 | }, |
5807 | ||
592a252b | 5808 | /* PREFIX_VEX_0F3838 */ |
c0f3af97 | 5809 | { |
592d1631 L |
5810 | { Bad_Opcode }, |
5811 | { Bad_Opcode }, | |
ec6f095a | 5812 | { "vpminsb", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5813 | }, |
5814 | ||
592a252b | 5815 | /* PREFIX_VEX_0F3839 */ |
c0f3af97 | 5816 | { |
592d1631 L |
5817 | { Bad_Opcode }, |
5818 | { Bad_Opcode }, | |
ec6f095a | 5819 | { "vpminsd", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5820 | }, |
5821 | ||
592a252b | 5822 | /* PREFIX_VEX_0F383A */ |
c0f3af97 | 5823 | { |
592d1631 L |
5824 | { Bad_Opcode }, |
5825 | { Bad_Opcode }, | |
ec6f095a | 5826 | { "vpminuw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5827 | }, |
5828 | ||
592a252b | 5829 | /* PREFIX_VEX_0F383B */ |
c0f3af97 | 5830 | { |
592d1631 L |
5831 | { Bad_Opcode }, |
5832 | { Bad_Opcode }, | |
ec6f095a | 5833 | { "vpminud", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5834 | }, |
5835 | ||
592a252b | 5836 | /* PREFIX_VEX_0F383C */ |
c0f3af97 | 5837 | { |
592d1631 L |
5838 | { Bad_Opcode }, |
5839 | { Bad_Opcode }, | |
ec6f095a | 5840 | { "vpmaxsb", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5841 | }, |
5842 | ||
592a252b | 5843 | /* PREFIX_VEX_0F383D */ |
c0f3af97 | 5844 | { |
592d1631 L |
5845 | { Bad_Opcode }, |
5846 | { Bad_Opcode }, | |
ec6f095a | 5847 | { "vpmaxsd", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5848 | }, |
5849 | ||
592a252b | 5850 | /* PREFIX_VEX_0F383E */ |
c0f3af97 | 5851 | { |
592d1631 L |
5852 | { Bad_Opcode }, |
5853 | { Bad_Opcode }, | |
ec6f095a | 5854 | { "vpmaxuw", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5855 | }, |
5856 | ||
592a252b | 5857 | /* PREFIX_VEX_0F383F */ |
c0f3af97 | 5858 | { |
592d1631 L |
5859 | { Bad_Opcode }, |
5860 | { Bad_Opcode }, | |
ec6f095a | 5861 | { "vpmaxud", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5862 | }, |
5863 | ||
592a252b | 5864 | /* PREFIX_VEX_0F3840 */ |
c0f3af97 | 5865 | { |
592d1631 L |
5866 | { Bad_Opcode }, |
5867 | { Bad_Opcode }, | |
ec6f095a | 5868 | { "vpmulld", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
5869 | }, |
5870 | ||
592a252b | 5871 | /* PREFIX_VEX_0F3841 */ |
c0f3af97 | 5872 | { |
592d1631 L |
5873 | { Bad_Opcode }, |
5874 | { Bad_Opcode }, | |
592a252b | 5875 | { VEX_LEN_TABLE (VEX_LEN_0F3841_P_2) }, |
c0f3af97 L |
5876 | }, |
5877 | ||
6c30d220 L |
5878 | /* PREFIX_VEX_0F3845 */ |
5879 | { | |
5880 | { Bad_Opcode }, | |
5881 | { Bad_Opcode }, | |
bf890a93 | 5882 | { "vpsrlv%LW", { XM, Vex, EXx }, 0 }, |
6c30d220 L |
5883 | }, |
5884 | ||
5885 | /* PREFIX_VEX_0F3846 */ | |
5886 | { | |
5887 | { Bad_Opcode }, | |
5888 | { Bad_Opcode }, | |
5889 | { VEX_W_TABLE (VEX_W_0F3846_P_2) }, | |
5890 | }, | |
5891 | ||
5892 | /* PREFIX_VEX_0F3847 */ | |
5893 | { | |
5894 | { Bad_Opcode }, | |
5895 | { Bad_Opcode }, | |
bf890a93 | 5896 | { "vpsllv%LW", { XM, Vex, EXx }, 0 }, |
6c30d220 L |
5897 | }, |
5898 | ||
5899 | /* PREFIX_VEX_0F3858 */ | |
5900 | { | |
5901 | { Bad_Opcode }, | |
5902 | { Bad_Opcode }, | |
5903 | { VEX_W_TABLE (VEX_W_0F3858_P_2) }, | |
5904 | }, | |
5905 | ||
5906 | /* PREFIX_VEX_0F3859 */ | |
5907 | { | |
5908 | { Bad_Opcode }, | |
5909 | { Bad_Opcode }, | |
5910 | { VEX_W_TABLE (VEX_W_0F3859_P_2) }, | |
5911 | }, | |
5912 | ||
5913 | /* PREFIX_VEX_0F385A */ | |
5914 | { | |
5915 | { Bad_Opcode }, | |
5916 | { Bad_Opcode }, | |
5917 | { MOD_TABLE (MOD_VEX_0F385A_PREFIX_2) }, | |
5918 | }, | |
5919 | ||
5920 | /* PREFIX_VEX_0F3878 */ | |
5921 | { | |
5922 | { Bad_Opcode }, | |
5923 | { Bad_Opcode }, | |
5924 | { VEX_W_TABLE (VEX_W_0F3878_P_2) }, | |
5925 | }, | |
5926 | ||
5927 | /* PREFIX_VEX_0F3879 */ | |
5928 | { | |
5929 | { Bad_Opcode }, | |
5930 | { Bad_Opcode }, | |
5931 | { VEX_W_TABLE (VEX_W_0F3879_P_2) }, | |
5932 | }, | |
5933 | ||
5934 | /* PREFIX_VEX_0F388C */ | |
5935 | { | |
5936 | { Bad_Opcode }, | |
5937 | { Bad_Opcode }, | |
f7002f42 | 5938 | { MOD_TABLE (MOD_VEX_0F388C_PREFIX_2) }, |
6c30d220 L |
5939 | }, |
5940 | ||
5941 | /* PREFIX_VEX_0F388E */ | |
5942 | { | |
5943 | { Bad_Opcode }, | |
5944 | { Bad_Opcode }, | |
f7002f42 | 5945 | { MOD_TABLE (MOD_VEX_0F388E_PREFIX_2) }, |
6c30d220 L |
5946 | }, |
5947 | ||
5948 | /* PREFIX_VEX_0F3890 */ | |
5949 | { | |
5950 | { Bad_Opcode }, | |
5951 | { Bad_Opcode }, | |
bf890a93 | 5952 | { "vpgatherd%LW", { XM, MVexVSIBDWpX, Vex }, 0 }, |
6c30d220 L |
5953 | }, |
5954 | ||
5955 | /* PREFIX_VEX_0F3891 */ | |
5956 | { | |
5957 | { Bad_Opcode }, | |
5958 | { Bad_Opcode }, | |
bf890a93 | 5959 | { "vpgatherq%LW", { XMGatherQ, MVexVSIBQWpX, VexGatherQ }, 0 }, |
6c30d220 L |
5960 | }, |
5961 | ||
5962 | /* PREFIX_VEX_0F3892 */ | |
5963 | { | |
5964 | { Bad_Opcode }, | |
5965 | { Bad_Opcode }, | |
bf890a93 | 5966 | { "vgatherdp%XW", { XM, MVexVSIBDWpX, Vex }, 0 }, |
6c30d220 L |
5967 | }, |
5968 | ||
5969 | /* PREFIX_VEX_0F3893 */ | |
5970 | { | |
5971 | { Bad_Opcode }, | |
5972 | { Bad_Opcode }, | |
bf890a93 | 5973 | { "vgatherqp%XW", { XMGatherQ, MVexVSIBQWpX, VexGatherQ }, 0 }, |
6c30d220 L |
5974 | }, |
5975 | ||
592a252b | 5976 | /* PREFIX_VEX_0F3896 */ |
a5ff0eb2 | 5977 | { |
592d1631 L |
5978 | { Bad_Opcode }, |
5979 | { Bad_Opcode }, | |
bf890a93 | 5980 | { "vfmaddsub132p%XW", { XM, Vex, EXx }, 0 }, |
a5ff0eb2 L |
5981 | }, |
5982 | ||
592a252b | 5983 | /* PREFIX_VEX_0F3897 */ |
a5ff0eb2 | 5984 | { |
592d1631 L |
5985 | { Bad_Opcode }, |
5986 | { Bad_Opcode }, | |
bf890a93 | 5987 | { "vfmsubadd132p%XW", { XM, Vex, EXx }, 0 }, |
a5ff0eb2 L |
5988 | }, |
5989 | ||
592a252b | 5990 | /* PREFIX_VEX_0F3898 */ |
a5ff0eb2 | 5991 | { |
592d1631 L |
5992 | { Bad_Opcode }, |
5993 | { Bad_Opcode }, | |
bf890a93 | 5994 | { "vfmadd132p%XW", { XM, Vex, EXx }, 0 }, |
a5ff0eb2 L |
5995 | }, |
5996 | ||
592a252b | 5997 | /* PREFIX_VEX_0F3899 */ |
a5ff0eb2 | 5998 | { |
592d1631 L |
5999 | { Bad_Opcode }, |
6000 | { Bad_Opcode }, | |
bf890a93 | 6001 | { "vfmadd132s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
a5ff0eb2 L |
6002 | }, |
6003 | ||
592a252b | 6004 | /* PREFIX_VEX_0F389A */ |
a5ff0eb2 | 6005 | { |
592d1631 L |
6006 | { Bad_Opcode }, |
6007 | { Bad_Opcode }, | |
bf890a93 | 6008 | { "vfmsub132p%XW", { XM, Vex, EXx }, 0 }, |
a5ff0eb2 L |
6009 | }, |
6010 | ||
592a252b | 6011 | /* PREFIX_VEX_0F389B */ |
c0f3af97 | 6012 | { |
592d1631 L |
6013 | { Bad_Opcode }, |
6014 | { Bad_Opcode }, | |
bf890a93 | 6015 | { "vfmsub132s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6016 | }, |
6017 | ||
592a252b | 6018 | /* PREFIX_VEX_0F389C */ |
c0f3af97 | 6019 | { |
592d1631 L |
6020 | { Bad_Opcode }, |
6021 | { Bad_Opcode }, | |
bf890a93 | 6022 | { "vfnmadd132p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6023 | }, |
6024 | ||
592a252b | 6025 | /* PREFIX_VEX_0F389D */ |
c0f3af97 | 6026 | { |
592d1631 L |
6027 | { Bad_Opcode }, |
6028 | { Bad_Opcode }, | |
bf890a93 | 6029 | { "vfnmadd132s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6030 | }, |
6031 | ||
592a252b | 6032 | /* PREFIX_VEX_0F389E */ |
c0f3af97 | 6033 | { |
592d1631 L |
6034 | { Bad_Opcode }, |
6035 | { Bad_Opcode }, | |
bf890a93 | 6036 | { "vfnmsub132p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6037 | }, |
6038 | ||
592a252b | 6039 | /* PREFIX_VEX_0F389F */ |
c0f3af97 | 6040 | { |
592d1631 L |
6041 | { Bad_Opcode }, |
6042 | { Bad_Opcode }, | |
bf890a93 | 6043 | { "vfnmsub132s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6044 | }, |
6045 | ||
592a252b | 6046 | /* PREFIX_VEX_0F38A6 */ |
c0f3af97 | 6047 | { |
592d1631 L |
6048 | { Bad_Opcode }, |
6049 | { Bad_Opcode }, | |
bf890a93 | 6050 | { "vfmaddsub213p%XW", { XM, Vex, EXx }, 0 }, |
592d1631 | 6051 | { Bad_Opcode }, |
c0f3af97 L |
6052 | }, |
6053 | ||
592a252b | 6054 | /* PREFIX_VEX_0F38A7 */ |
c0f3af97 | 6055 | { |
592d1631 L |
6056 | { Bad_Opcode }, |
6057 | { Bad_Opcode }, | |
bf890a93 | 6058 | { "vfmsubadd213p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6059 | }, |
6060 | ||
592a252b | 6061 | /* PREFIX_VEX_0F38A8 */ |
c0f3af97 | 6062 | { |
592d1631 L |
6063 | { Bad_Opcode }, |
6064 | { Bad_Opcode }, | |
bf890a93 | 6065 | { "vfmadd213p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6066 | }, |
6067 | ||
592a252b | 6068 | /* PREFIX_VEX_0F38A9 */ |
c0f3af97 | 6069 | { |
592d1631 L |
6070 | { Bad_Opcode }, |
6071 | { Bad_Opcode }, | |
bf890a93 | 6072 | { "vfmadd213s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6073 | }, |
6074 | ||
592a252b | 6075 | /* PREFIX_VEX_0F38AA */ |
c0f3af97 | 6076 | { |
592d1631 L |
6077 | { Bad_Opcode }, |
6078 | { Bad_Opcode }, | |
bf890a93 | 6079 | { "vfmsub213p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6080 | }, |
6081 | ||
592a252b | 6082 | /* PREFIX_VEX_0F38AB */ |
c0f3af97 | 6083 | { |
592d1631 L |
6084 | { Bad_Opcode }, |
6085 | { Bad_Opcode }, | |
bf890a93 | 6086 | { "vfmsub213s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6087 | }, |
6088 | ||
592a252b | 6089 | /* PREFIX_VEX_0F38AC */ |
c0f3af97 | 6090 | { |
592d1631 L |
6091 | { Bad_Opcode }, |
6092 | { Bad_Opcode }, | |
bf890a93 | 6093 | { "vfnmadd213p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6094 | }, |
6095 | ||
592a252b | 6096 | /* PREFIX_VEX_0F38AD */ |
c0f3af97 | 6097 | { |
592d1631 L |
6098 | { Bad_Opcode }, |
6099 | { Bad_Opcode }, | |
bf890a93 | 6100 | { "vfnmadd213s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6101 | }, |
6102 | ||
592a252b | 6103 | /* PREFIX_VEX_0F38AE */ |
c0f3af97 | 6104 | { |
592d1631 L |
6105 | { Bad_Opcode }, |
6106 | { Bad_Opcode }, | |
bf890a93 | 6107 | { "vfnmsub213p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6108 | }, |
6109 | ||
592a252b | 6110 | /* PREFIX_VEX_0F38AF */ |
c0f3af97 | 6111 | { |
592d1631 L |
6112 | { Bad_Opcode }, |
6113 | { Bad_Opcode }, | |
bf890a93 | 6114 | { "vfnmsub213s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6115 | }, |
6116 | ||
592a252b | 6117 | /* PREFIX_VEX_0F38B6 */ |
c0f3af97 | 6118 | { |
592d1631 L |
6119 | { Bad_Opcode }, |
6120 | { Bad_Opcode }, | |
bf890a93 | 6121 | { "vfmaddsub231p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6122 | }, |
6123 | ||
592a252b | 6124 | /* PREFIX_VEX_0F38B7 */ |
c0f3af97 | 6125 | { |
592d1631 L |
6126 | { Bad_Opcode }, |
6127 | { Bad_Opcode }, | |
bf890a93 | 6128 | { "vfmsubadd231p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6129 | }, |
6130 | ||
592a252b | 6131 | /* PREFIX_VEX_0F38B8 */ |
c0f3af97 | 6132 | { |
592d1631 L |
6133 | { Bad_Opcode }, |
6134 | { Bad_Opcode }, | |
bf890a93 | 6135 | { "vfmadd231p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6136 | }, |
6137 | ||
592a252b | 6138 | /* PREFIX_VEX_0F38B9 */ |
c0f3af97 | 6139 | { |
592d1631 L |
6140 | { Bad_Opcode }, |
6141 | { Bad_Opcode }, | |
bf890a93 | 6142 | { "vfmadd231s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6143 | }, |
6144 | ||
592a252b | 6145 | /* PREFIX_VEX_0F38BA */ |
c0f3af97 | 6146 | { |
592d1631 L |
6147 | { Bad_Opcode }, |
6148 | { Bad_Opcode }, | |
bf890a93 | 6149 | { "vfmsub231p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6150 | }, |
6151 | ||
592a252b | 6152 | /* PREFIX_VEX_0F38BB */ |
c0f3af97 | 6153 | { |
592d1631 L |
6154 | { Bad_Opcode }, |
6155 | { Bad_Opcode }, | |
bf890a93 | 6156 | { "vfmsub231s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6157 | }, |
6158 | ||
592a252b | 6159 | /* PREFIX_VEX_0F38BC */ |
c0f3af97 | 6160 | { |
592d1631 L |
6161 | { Bad_Opcode }, |
6162 | { Bad_Opcode }, | |
bf890a93 | 6163 | { "vfnmadd231p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6164 | }, |
6165 | ||
592a252b | 6166 | /* PREFIX_VEX_0F38BD */ |
c0f3af97 | 6167 | { |
592d1631 L |
6168 | { Bad_Opcode }, |
6169 | { Bad_Opcode }, | |
bf890a93 | 6170 | { "vfnmadd231s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6171 | }, |
6172 | ||
592a252b | 6173 | /* PREFIX_VEX_0F38BE */ |
c0f3af97 | 6174 | { |
592d1631 L |
6175 | { Bad_Opcode }, |
6176 | { Bad_Opcode }, | |
bf890a93 | 6177 | { "vfnmsub231p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6178 | }, |
6179 | ||
592a252b | 6180 | /* PREFIX_VEX_0F38BF */ |
c0f3af97 | 6181 | { |
592d1631 L |
6182 | { Bad_Opcode }, |
6183 | { Bad_Opcode }, | |
bf890a93 | 6184 | { "vfnmsub231s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6185 | }, |
6186 | ||
48521003 IT |
6187 | /* PREFIX_VEX_0F38CF */ |
6188 | { | |
6189 | { Bad_Opcode }, | |
6190 | { Bad_Opcode }, | |
6191 | { VEX_W_TABLE (VEX_W_0F38CF_P_2) }, | |
6192 | }, | |
6193 | ||
592a252b | 6194 | /* PREFIX_VEX_0F38DB */ |
c0f3af97 | 6195 | { |
592d1631 L |
6196 | { Bad_Opcode }, |
6197 | { Bad_Opcode }, | |
592a252b | 6198 | { VEX_LEN_TABLE (VEX_LEN_0F38DB_P_2) }, |
c0f3af97 L |
6199 | }, |
6200 | ||
592a252b | 6201 | /* PREFIX_VEX_0F38DC */ |
c0f3af97 | 6202 | { |
592d1631 L |
6203 | { Bad_Opcode }, |
6204 | { Bad_Opcode }, | |
8dcf1fad | 6205 | { "vaesenc", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6206 | }, |
6207 | ||
592a252b | 6208 | /* PREFIX_VEX_0F38DD */ |
c0f3af97 | 6209 | { |
592d1631 L |
6210 | { Bad_Opcode }, |
6211 | { Bad_Opcode }, | |
8dcf1fad | 6212 | { "vaesenclast", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6213 | }, |
6214 | ||
592a252b | 6215 | /* PREFIX_VEX_0F38DE */ |
c0f3af97 | 6216 | { |
592d1631 L |
6217 | { Bad_Opcode }, |
6218 | { Bad_Opcode }, | |
8dcf1fad | 6219 | { "vaesdec", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6220 | }, |
6221 | ||
592a252b | 6222 | /* PREFIX_VEX_0F38DF */ |
c0f3af97 | 6223 | { |
592d1631 L |
6224 | { Bad_Opcode }, |
6225 | { Bad_Opcode }, | |
8dcf1fad | 6226 | { "vaesdeclast", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6227 | }, |
6228 | ||
f12dc422 L |
6229 | /* PREFIX_VEX_0F38F2 */ |
6230 | { | |
6231 | { VEX_LEN_TABLE (VEX_LEN_0F38F2_P_0) }, | |
6232 | }, | |
6233 | ||
6234 | /* PREFIX_VEX_0F38F3_REG_1 */ | |
6235 | { | |
6236 | { VEX_LEN_TABLE (VEX_LEN_0F38F3_R_1_P_0) }, | |
6237 | }, | |
6238 | ||
6239 | /* PREFIX_VEX_0F38F3_REG_2 */ | |
6240 | { | |
6241 | { VEX_LEN_TABLE (VEX_LEN_0F38F3_R_2_P_0) }, | |
6242 | }, | |
6243 | ||
6244 | /* PREFIX_VEX_0F38F3_REG_3 */ | |
6245 | { | |
6246 | { VEX_LEN_TABLE (VEX_LEN_0F38F3_R_3_P_0) }, | |
6247 | }, | |
6248 | ||
6c30d220 L |
6249 | /* PREFIX_VEX_0F38F5 */ |
6250 | { | |
6251 | { VEX_LEN_TABLE (VEX_LEN_0F38F5_P_0) }, | |
6252 | { VEX_LEN_TABLE (VEX_LEN_0F38F5_P_1) }, | |
6253 | { Bad_Opcode }, | |
6254 | { VEX_LEN_TABLE (VEX_LEN_0F38F5_P_3) }, | |
6255 | }, | |
6256 | ||
6257 | /* PREFIX_VEX_0F38F6 */ | |
6258 | { | |
6259 | { Bad_Opcode }, | |
6260 | { Bad_Opcode }, | |
6261 | { Bad_Opcode }, | |
6262 | { VEX_LEN_TABLE (VEX_LEN_0F38F6_P_3) }, | |
6263 | }, | |
6264 | ||
f12dc422 L |
6265 | /* PREFIX_VEX_0F38F7 */ |
6266 | { | |
6267 | { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_0) }, | |
6c30d220 L |
6268 | { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_1) }, |
6269 | { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_2) }, | |
6270 | { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_3) }, | |
6271 | }, | |
6272 | ||
6273 | /* PREFIX_VEX_0F3A00 */ | |
6274 | { | |
6275 | { Bad_Opcode }, | |
6276 | { Bad_Opcode }, | |
6277 | { VEX_LEN_TABLE (VEX_LEN_0F3A00_P_2) }, | |
6278 | }, | |
6279 | ||
6280 | /* PREFIX_VEX_0F3A01 */ | |
6281 | { | |
6282 | { Bad_Opcode }, | |
6283 | { Bad_Opcode }, | |
6284 | { VEX_LEN_TABLE (VEX_LEN_0F3A01_P_2) }, | |
6285 | }, | |
6286 | ||
6287 | /* PREFIX_VEX_0F3A02 */ | |
6288 | { | |
6289 | { Bad_Opcode }, | |
6290 | { Bad_Opcode }, | |
6291 | { VEX_W_TABLE (VEX_W_0F3A02_P_2) }, | |
f12dc422 L |
6292 | }, |
6293 | ||
592a252b | 6294 | /* PREFIX_VEX_0F3A04 */ |
c0f3af97 | 6295 | { |
592d1631 L |
6296 | { Bad_Opcode }, |
6297 | { Bad_Opcode }, | |
592a252b | 6298 | { VEX_W_TABLE (VEX_W_0F3A04_P_2) }, |
c0f3af97 L |
6299 | }, |
6300 | ||
592a252b | 6301 | /* PREFIX_VEX_0F3A05 */ |
c0f3af97 | 6302 | { |
592d1631 L |
6303 | { Bad_Opcode }, |
6304 | { Bad_Opcode }, | |
592a252b | 6305 | { VEX_W_TABLE (VEX_W_0F3A05_P_2) }, |
c0f3af97 L |
6306 | }, |
6307 | ||
592a252b | 6308 | /* PREFIX_VEX_0F3A06 */ |
c0f3af97 | 6309 | { |
592d1631 L |
6310 | { Bad_Opcode }, |
6311 | { Bad_Opcode }, | |
592a252b | 6312 | { VEX_LEN_TABLE (VEX_LEN_0F3A06_P_2) }, |
c0f3af97 L |
6313 | }, |
6314 | ||
592a252b | 6315 | /* PREFIX_VEX_0F3A08 */ |
c0f3af97 | 6316 | { |
592d1631 L |
6317 | { Bad_Opcode }, |
6318 | { Bad_Opcode }, | |
ec6f095a | 6319 | { "vroundps", { XM, EXx, Ib }, 0 }, |
c0f3af97 L |
6320 | }, |
6321 | ||
592a252b | 6322 | /* PREFIX_VEX_0F3A09 */ |
c0f3af97 | 6323 | { |
592d1631 L |
6324 | { Bad_Opcode }, |
6325 | { Bad_Opcode }, | |
ec6f095a | 6326 | { "vroundpd", { XM, EXx, Ib }, 0 }, |
c0f3af97 L |
6327 | }, |
6328 | ||
592a252b | 6329 | /* PREFIX_VEX_0F3A0A */ |
c0f3af97 | 6330 | { |
592d1631 L |
6331 | { Bad_Opcode }, |
6332 | { Bad_Opcode }, | |
5b872f7d | 6333 | { "vroundss", { XMScalar, VexScalar, EXxmm_md, Ib }, 0 }, |
0bfee649 L |
6334 | }, |
6335 | ||
592a252b | 6336 | /* PREFIX_VEX_0F3A0B */ |
0bfee649 | 6337 | { |
592d1631 L |
6338 | { Bad_Opcode }, |
6339 | { Bad_Opcode }, | |
5b872f7d | 6340 | { "vroundsd", { XMScalar, VexScalar, EXxmm_mq, Ib }, 0 }, |
0bfee649 L |
6341 | }, |
6342 | ||
592a252b | 6343 | /* PREFIX_VEX_0F3A0C */ |
0bfee649 | 6344 | { |
592d1631 L |
6345 | { Bad_Opcode }, |
6346 | { Bad_Opcode }, | |
ec6f095a | 6347 | { "vblendps", { XM, Vex, EXx, Ib }, 0 }, |
0bfee649 L |
6348 | }, |
6349 | ||
592a252b | 6350 | /* PREFIX_VEX_0F3A0D */ |
0bfee649 | 6351 | { |
592d1631 L |
6352 | { Bad_Opcode }, |
6353 | { Bad_Opcode }, | |
ec6f095a | 6354 | { "vblendpd", { XM, Vex, EXx, Ib }, 0 }, |
c0f3af97 L |
6355 | }, |
6356 | ||
592a252b | 6357 | /* PREFIX_VEX_0F3A0E */ |
0bfee649 | 6358 | { |
592d1631 L |
6359 | { Bad_Opcode }, |
6360 | { Bad_Opcode }, | |
ec6f095a | 6361 | { "vpblendw", { XM, Vex, EXx, Ib }, 0 }, |
0bfee649 L |
6362 | }, |
6363 | ||
592a252b | 6364 | /* PREFIX_VEX_0F3A0F */ |
0bfee649 | 6365 | { |
592d1631 L |
6366 | { Bad_Opcode }, |
6367 | { Bad_Opcode }, | |
ec6f095a | 6368 | { "vpalignr", { XM, Vex, EXx, Ib }, 0 }, |
0bfee649 L |
6369 | }, |
6370 | ||
592a252b | 6371 | /* PREFIX_VEX_0F3A14 */ |
0bfee649 | 6372 | { |
592d1631 L |
6373 | { Bad_Opcode }, |
6374 | { Bad_Opcode }, | |
592a252b | 6375 | { VEX_LEN_TABLE (VEX_LEN_0F3A14_P_2) }, |
0bfee649 L |
6376 | }, |
6377 | ||
592a252b | 6378 | /* PREFIX_VEX_0F3A15 */ |
0bfee649 | 6379 | { |
592d1631 L |
6380 | { Bad_Opcode }, |
6381 | { Bad_Opcode }, | |
592a252b | 6382 | { VEX_LEN_TABLE (VEX_LEN_0F3A15_P_2) }, |
0bfee649 L |
6383 | }, |
6384 | ||
592a252b | 6385 | /* PREFIX_VEX_0F3A16 */ |
c0f3af97 | 6386 | { |
592d1631 L |
6387 | { Bad_Opcode }, |
6388 | { Bad_Opcode }, | |
592a252b | 6389 | { VEX_LEN_TABLE (VEX_LEN_0F3A16_P_2) }, |
c0f3af97 L |
6390 | }, |
6391 | ||
592a252b | 6392 | /* PREFIX_VEX_0F3A17 */ |
c0f3af97 | 6393 | { |
592d1631 L |
6394 | { Bad_Opcode }, |
6395 | { Bad_Opcode }, | |
592a252b | 6396 | { VEX_LEN_TABLE (VEX_LEN_0F3A17_P_2) }, |
c0f3af97 L |
6397 | }, |
6398 | ||
592a252b | 6399 | /* PREFIX_VEX_0F3A18 */ |
c0f3af97 | 6400 | { |
592d1631 L |
6401 | { Bad_Opcode }, |
6402 | { Bad_Opcode }, | |
592a252b | 6403 | { VEX_LEN_TABLE (VEX_LEN_0F3A18_P_2) }, |
c0f3af97 L |
6404 | }, |
6405 | ||
592a252b | 6406 | /* PREFIX_VEX_0F3A19 */ |
c0f3af97 | 6407 | { |
592d1631 L |
6408 | { Bad_Opcode }, |
6409 | { Bad_Opcode }, | |
592a252b | 6410 | { VEX_LEN_TABLE (VEX_LEN_0F3A19_P_2) }, |
c0f3af97 L |
6411 | }, |
6412 | ||
592a252b | 6413 | /* PREFIX_VEX_0F3A1D */ |
c7b8aa3a L |
6414 | { |
6415 | { Bad_Opcode }, | |
6416 | { Bad_Opcode }, | |
bf890a93 | 6417 | { "vcvtps2ph", { EXxmmq, XM, Ib }, 0 }, |
c7b8aa3a L |
6418 | }, |
6419 | ||
592a252b | 6420 | /* PREFIX_VEX_0F3A20 */ |
c0f3af97 | 6421 | { |
592d1631 L |
6422 | { Bad_Opcode }, |
6423 | { Bad_Opcode }, | |
592a252b | 6424 | { VEX_LEN_TABLE (VEX_LEN_0F3A20_P_2) }, |
c0f3af97 L |
6425 | }, |
6426 | ||
592a252b | 6427 | /* PREFIX_VEX_0F3A21 */ |
c0f3af97 | 6428 | { |
592d1631 L |
6429 | { Bad_Opcode }, |
6430 | { Bad_Opcode }, | |
592a252b | 6431 | { VEX_LEN_TABLE (VEX_LEN_0F3A21_P_2) }, |
c0f3af97 L |
6432 | }, |
6433 | ||
592a252b | 6434 | /* PREFIX_VEX_0F3A22 */ |
0bfee649 | 6435 | { |
592d1631 L |
6436 | { Bad_Opcode }, |
6437 | { Bad_Opcode }, | |
592a252b | 6438 | { VEX_LEN_TABLE (VEX_LEN_0F3A22_P_2) }, |
0bfee649 L |
6439 | }, |
6440 | ||
43234a1e L |
6441 | /* PREFIX_VEX_0F3A30 */ |
6442 | { | |
6443 | { Bad_Opcode }, | |
6444 | { Bad_Opcode }, | |
6445 | { VEX_LEN_TABLE (VEX_LEN_0F3A30_P_2) }, | |
6446 | }, | |
6447 | ||
1ba585e8 IT |
6448 | /* PREFIX_VEX_0F3A31 */ |
6449 | { | |
6450 | { Bad_Opcode }, | |
6451 | { Bad_Opcode }, | |
6452 | { VEX_LEN_TABLE (VEX_LEN_0F3A31_P_2) }, | |
6453 | }, | |
6454 | ||
43234a1e L |
6455 | /* PREFIX_VEX_0F3A32 */ |
6456 | { | |
6457 | { Bad_Opcode }, | |
6458 | { Bad_Opcode }, | |
6459 | { VEX_LEN_TABLE (VEX_LEN_0F3A32_P_2) }, | |
6460 | }, | |
6461 | ||
1ba585e8 IT |
6462 | /* PREFIX_VEX_0F3A33 */ |
6463 | { | |
6464 | { Bad_Opcode }, | |
6465 | { Bad_Opcode }, | |
6466 | { VEX_LEN_TABLE (VEX_LEN_0F3A33_P_2) }, | |
6467 | }, | |
6468 | ||
6c30d220 L |
6469 | /* PREFIX_VEX_0F3A38 */ |
6470 | { | |
6471 | { Bad_Opcode }, | |
6472 | { Bad_Opcode }, | |
6473 | { VEX_LEN_TABLE (VEX_LEN_0F3A38_P_2) }, | |
6474 | }, | |
6475 | ||
6476 | /* PREFIX_VEX_0F3A39 */ | |
6477 | { | |
6478 | { Bad_Opcode }, | |
6479 | { Bad_Opcode }, | |
6480 | { VEX_LEN_TABLE (VEX_LEN_0F3A39_P_2) }, | |
6481 | }, | |
6482 | ||
592a252b | 6483 | /* PREFIX_VEX_0F3A40 */ |
c0f3af97 | 6484 | { |
592d1631 L |
6485 | { Bad_Opcode }, |
6486 | { Bad_Opcode }, | |
ec6f095a | 6487 | { "vdpps", { XM, Vex, EXx, Ib }, 0 }, |
c0f3af97 L |
6488 | }, |
6489 | ||
592a252b | 6490 | /* PREFIX_VEX_0F3A41 */ |
c0f3af97 | 6491 | { |
592d1631 L |
6492 | { Bad_Opcode }, |
6493 | { Bad_Opcode }, | |
592a252b | 6494 | { VEX_LEN_TABLE (VEX_LEN_0F3A41_P_2) }, |
c0f3af97 L |
6495 | }, |
6496 | ||
592a252b | 6497 | /* PREFIX_VEX_0F3A42 */ |
c0f3af97 | 6498 | { |
592d1631 L |
6499 | { Bad_Opcode }, |
6500 | { Bad_Opcode }, | |
ec6f095a | 6501 | { "vmpsadbw", { XM, Vex, EXx, Ib }, 0 }, |
c0f3af97 L |
6502 | }, |
6503 | ||
592a252b | 6504 | /* PREFIX_VEX_0F3A44 */ |
ce2f5b3c | 6505 | { |
592d1631 L |
6506 | { Bad_Opcode }, |
6507 | { Bad_Opcode }, | |
ff1982d5 | 6508 | { "vpclmulqdq", { XM, Vex, EXx, PCLMUL }, 0 }, |
ce2f5b3c L |
6509 | }, |
6510 | ||
6c30d220 L |
6511 | /* PREFIX_VEX_0F3A46 */ |
6512 | { | |
6513 | { Bad_Opcode }, | |
6514 | { Bad_Opcode }, | |
6515 | { VEX_LEN_TABLE (VEX_LEN_0F3A46_P_2) }, | |
6516 | }, | |
6517 | ||
592a252b | 6518 | /* PREFIX_VEX_0F3A48 */ |
a683cc34 SP |
6519 | { |
6520 | { Bad_Opcode }, | |
6521 | { Bad_Opcode }, | |
592a252b | 6522 | { VEX_W_TABLE (VEX_W_0F3A48_P_2) }, |
a683cc34 SP |
6523 | }, |
6524 | ||
592a252b | 6525 | /* PREFIX_VEX_0F3A49 */ |
a683cc34 SP |
6526 | { |
6527 | { Bad_Opcode }, | |
6528 | { Bad_Opcode }, | |
592a252b | 6529 | { VEX_W_TABLE (VEX_W_0F3A49_P_2) }, |
a683cc34 SP |
6530 | }, |
6531 | ||
592a252b | 6532 | /* PREFIX_VEX_0F3A4A */ |
c0f3af97 | 6533 | { |
592d1631 L |
6534 | { Bad_Opcode }, |
6535 | { Bad_Opcode }, | |
592a252b | 6536 | { VEX_W_TABLE (VEX_W_0F3A4A_P_2) }, |
c0f3af97 L |
6537 | }, |
6538 | ||
592a252b | 6539 | /* PREFIX_VEX_0F3A4B */ |
c0f3af97 | 6540 | { |
592d1631 L |
6541 | { Bad_Opcode }, |
6542 | { Bad_Opcode }, | |
592a252b | 6543 | { VEX_W_TABLE (VEX_W_0F3A4B_P_2) }, |
c0f3af97 L |
6544 | }, |
6545 | ||
592a252b | 6546 | /* PREFIX_VEX_0F3A4C */ |
c0f3af97 | 6547 | { |
592d1631 L |
6548 | { Bad_Opcode }, |
6549 | { Bad_Opcode }, | |
6c30d220 | 6550 | { VEX_W_TABLE (VEX_W_0F3A4C_P_2) }, |
c0f3af97 L |
6551 | }, |
6552 | ||
592a252b | 6553 | /* PREFIX_VEX_0F3A5C */ |
922d8de8 | 6554 | { |
592d1631 L |
6555 | { Bad_Opcode }, |
6556 | { Bad_Opcode }, | |
3a2430e0 | 6557 | { "vfmaddsubps", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
922d8de8 DR |
6558 | }, |
6559 | ||
592a252b | 6560 | /* PREFIX_VEX_0F3A5D */ |
922d8de8 | 6561 | { |
592d1631 L |
6562 | { Bad_Opcode }, |
6563 | { Bad_Opcode }, | |
3a2430e0 | 6564 | { "vfmaddsubpd", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
922d8de8 DR |
6565 | }, |
6566 | ||
592a252b | 6567 | /* PREFIX_VEX_0F3A5E */ |
922d8de8 | 6568 | { |
592d1631 L |
6569 | { Bad_Opcode }, |
6570 | { Bad_Opcode }, | |
3a2430e0 | 6571 | { "vfmsubaddps", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
922d8de8 DR |
6572 | }, |
6573 | ||
592a252b | 6574 | /* PREFIX_VEX_0F3A5F */ |
922d8de8 | 6575 | { |
592d1631 L |
6576 | { Bad_Opcode }, |
6577 | { Bad_Opcode }, | |
3a2430e0 | 6578 | { "vfmsubaddpd", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
922d8de8 DR |
6579 | }, |
6580 | ||
592a252b | 6581 | /* PREFIX_VEX_0F3A60 */ |
c0f3af97 | 6582 | { |
592d1631 L |
6583 | { Bad_Opcode }, |
6584 | { Bad_Opcode }, | |
592a252b | 6585 | { VEX_LEN_TABLE (VEX_LEN_0F3A60_P_2) }, |
592d1631 | 6586 | { Bad_Opcode }, |
c0f3af97 L |
6587 | }, |
6588 | ||
592a252b | 6589 | /* PREFIX_VEX_0F3A61 */ |
c0f3af97 | 6590 | { |
592d1631 L |
6591 | { Bad_Opcode }, |
6592 | { Bad_Opcode }, | |
592a252b | 6593 | { VEX_LEN_TABLE (VEX_LEN_0F3A61_P_2) }, |
c0f3af97 L |
6594 | }, |
6595 | ||
592a252b | 6596 | /* PREFIX_VEX_0F3A62 */ |
c0f3af97 | 6597 | { |
592d1631 L |
6598 | { Bad_Opcode }, |
6599 | { Bad_Opcode }, | |
592a252b | 6600 | { VEX_LEN_TABLE (VEX_LEN_0F3A62_P_2) }, |
c0f3af97 L |
6601 | }, |
6602 | ||
592a252b | 6603 | /* PREFIX_VEX_0F3A63 */ |
c0f3af97 | 6604 | { |
592d1631 L |
6605 | { Bad_Opcode }, |
6606 | { Bad_Opcode }, | |
592a252b | 6607 | { VEX_LEN_TABLE (VEX_LEN_0F3A63_P_2) }, |
c0f3af97 | 6608 | }, |
a5ff0eb2 | 6609 | |
592a252b | 6610 | /* PREFIX_VEX_0F3A68 */ |
922d8de8 | 6611 | { |
592d1631 L |
6612 | { Bad_Opcode }, |
6613 | { Bad_Opcode }, | |
3a2430e0 | 6614 | { "vfmaddps", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
922d8de8 DR |
6615 | }, |
6616 | ||
592a252b | 6617 | /* PREFIX_VEX_0F3A69 */ |
922d8de8 | 6618 | { |
592d1631 L |
6619 | { Bad_Opcode }, |
6620 | { Bad_Opcode }, | |
3a2430e0 | 6621 | { "vfmaddpd", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
922d8de8 DR |
6622 | }, |
6623 | ||
592a252b | 6624 | /* PREFIX_VEX_0F3A6A */ |
922d8de8 | 6625 | { |
592d1631 L |
6626 | { Bad_Opcode }, |
6627 | { Bad_Opcode }, | |
592a252b | 6628 | { VEX_LEN_TABLE (VEX_LEN_0F3A6A_P_2) }, |
922d8de8 DR |
6629 | }, |
6630 | ||
592a252b | 6631 | /* PREFIX_VEX_0F3A6B */ |
922d8de8 | 6632 | { |
592d1631 L |
6633 | { Bad_Opcode }, |
6634 | { Bad_Opcode }, | |
592a252b | 6635 | { VEX_LEN_TABLE (VEX_LEN_0F3A6B_P_2) }, |
922d8de8 DR |
6636 | }, |
6637 | ||
592a252b | 6638 | /* PREFIX_VEX_0F3A6C */ |
922d8de8 | 6639 | { |
592d1631 L |
6640 | { Bad_Opcode }, |
6641 | { Bad_Opcode }, | |
3a2430e0 | 6642 | { "vfmsubps", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
922d8de8 DR |
6643 | }, |
6644 | ||
592a252b | 6645 | /* PREFIX_VEX_0F3A6D */ |
922d8de8 | 6646 | { |
592d1631 L |
6647 | { Bad_Opcode }, |
6648 | { Bad_Opcode }, | |
3a2430e0 | 6649 | { "vfmsubpd", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
922d8de8 DR |
6650 | }, |
6651 | ||
592a252b | 6652 | /* PREFIX_VEX_0F3A6E */ |
922d8de8 | 6653 | { |
592d1631 L |
6654 | { Bad_Opcode }, |
6655 | { Bad_Opcode }, | |
592a252b | 6656 | { VEX_LEN_TABLE (VEX_LEN_0F3A6E_P_2) }, |
922d8de8 DR |
6657 | }, |
6658 | ||
592a252b | 6659 | /* PREFIX_VEX_0F3A6F */ |
922d8de8 | 6660 | { |
592d1631 L |
6661 | { Bad_Opcode }, |
6662 | { Bad_Opcode }, | |
592a252b | 6663 | { VEX_LEN_TABLE (VEX_LEN_0F3A6F_P_2) }, |
922d8de8 DR |
6664 | }, |
6665 | ||
592a252b | 6666 | /* PREFIX_VEX_0F3A78 */ |
922d8de8 | 6667 | { |
592d1631 L |
6668 | { Bad_Opcode }, |
6669 | { Bad_Opcode }, | |
3a2430e0 | 6670 | { "vfnmaddps", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
922d8de8 DR |
6671 | }, |
6672 | ||
592a252b | 6673 | /* PREFIX_VEX_0F3A79 */ |
922d8de8 | 6674 | { |
592d1631 L |
6675 | { Bad_Opcode }, |
6676 | { Bad_Opcode }, | |
3a2430e0 | 6677 | { "vfnmaddpd", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
922d8de8 DR |
6678 | }, |
6679 | ||
592a252b | 6680 | /* PREFIX_VEX_0F3A7A */ |
922d8de8 | 6681 | { |
592d1631 L |
6682 | { Bad_Opcode }, |
6683 | { Bad_Opcode }, | |
592a252b | 6684 | { VEX_LEN_TABLE (VEX_LEN_0F3A7A_P_2) }, |
922d8de8 DR |
6685 | }, |
6686 | ||
592a252b | 6687 | /* PREFIX_VEX_0F3A7B */ |
922d8de8 | 6688 | { |
592d1631 L |
6689 | { Bad_Opcode }, |
6690 | { Bad_Opcode }, | |
592a252b | 6691 | { VEX_LEN_TABLE (VEX_LEN_0F3A7B_P_2) }, |
922d8de8 DR |
6692 | }, |
6693 | ||
592a252b | 6694 | /* PREFIX_VEX_0F3A7C */ |
922d8de8 | 6695 | { |
592d1631 L |
6696 | { Bad_Opcode }, |
6697 | { Bad_Opcode }, | |
3a2430e0 | 6698 | { "vfnmsubps", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
592d1631 | 6699 | { Bad_Opcode }, |
922d8de8 DR |
6700 | }, |
6701 | ||
592a252b | 6702 | /* PREFIX_VEX_0F3A7D */ |
922d8de8 | 6703 | { |
592d1631 L |
6704 | { Bad_Opcode }, |
6705 | { Bad_Opcode }, | |
3a2430e0 | 6706 | { "vfnmsubpd", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
922d8de8 DR |
6707 | }, |
6708 | ||
592a252b | 6709 | /* PREFIX_VEX_0F3A7E */ |
922d8de8 | 6710 | { |
592d1631 L |
6711 | { Bad_Opcode }, |
6712 | { Bad_Opcode }, | |
592a252b | 6713 | { VEX_LEN_TABLE (VEX_LEN_0F3A7E_P_2) }, |
922d8de8 DR |
6714 | }, |
6715 | ||
592a252b | 6716 | /* PREFIX_VEX_0F3A7F */ |
922d8de8 | 6717 | { |
592d1631 L |
6718 | { Bad_Opcode }, |
6719 | { Bad_Opcode }, | |
592a252b | 6720 | { VEX_LEN_TABLE (VEX_LEN_0F3A7F_P_2) }, |
922d8de8 DR |
6721 | }, |
6722 | ||
48521003 IT |
6723 | /* PREFIX_VEX_0F3ACE */ |
6724 | { | |
6725 | { Bad_Opcode }, | |
6726 | { Bad_Opcode }, | |
6727 | { VEX_W_TABLE (VEX_W_0F3ACE_P_2) }, | |
6728 | }, | |
6729 | ||
6730 | /* PREFIX_VEX_0F3ACF */ | |
6731 | { | |
6732 | { Bad_Opcode }, | |
6733 | { Bad_Opcode }, | |
6734 | { VEX_W_TABLE (VEX_W_0F3ACF_P_2) }, | |
6735 | }, | |
6736 | ||
592a252b | 6737 | /* PREFIX_VEX_0F3ADF */ |
a5ff0eb2 | 6738 | { |
592d1631 L |
6739 | { Bad_Opcode }, |
6740 | { Bad_Opcode }, | |
592a252b | 6741 | { VEX_LEN_TABLE (VEX_LEN_0F3ADF_P_2) }, |
a5ff0eb2 | 6742 | }, |
6c30d220 L |
6743 | |
6744 | /* PREFIX_VEX_0F3AF0 */ | |
6745 | { | |
6746 | { Bad_Opcode }, | |
6747 | { Bad_Opcode }, | |
6748 | { Bad_Opcode }, | |
6749 | { VEX_LEN_TABLE (VEX_LEN_0F3AF0_P_3) }, | |
6750 | }, | |
43234a1e | 6751 | |
ad692897 | 6752 | #include "i386-dis-evex-prefix.h" |
c0f3af97 L |
6753 | }; |
6754 | ||
6755 | static const struct dis386 x86_64_table[][2] = { | |
6756 | /* X86_64_06 */ | |
6757 | { | |
bf890a93 | 6758 | { "pushP", { es }, 0 }, |
c0f3af97 L |
6759 | }, |
6760 | ||
6761 | /* X86_64_07 */ | |
6762 | { | |
bf890a93 | 6763 | { "popP", { es }, 0 }, |
c0f3af97 L |
6764 | }, |
6765 | ||
1673df32 | 6766 | /* X86_64_0E */ |
c0f3af97 | 6767 | { |
bf890a93 | 6768 | { "pushP", { cs }, 0 }, |
c0f3af97 L |
6769 | }, |
6770 | ||
6771 | /* X86_64_16 */ | |
6772 | { | |
bf890a93 | 6773 | { "pushP", { ss }, 0 }, |
c0f3af97 L |
6774 | }, |
6775 | ||
6776 | /* X86_64_17 */ | |
6777 | { | |
bf890a93 | 6778 | { "popP", { ss }, 0 }, |
c0f3af97 L |
6779 | }, |
6780 | ||
6781 | /* X86_64_1E */ | |
6782 | { | |
bf890a93 | 6783 | { "pushP", { ds }, 0 }, |
c0f3af97 L |
6784 | }, |
6785 | ||
6786 | /* X86_64_1F */ | |
6787 | { | |
bf890a93 | 6788 | { "popP", { ds }, 0 }, |
c0f3af97 L |
6789 | }, |
6790 | ||
6791 | /* X86_64_27 */ | |
6792 | { | |
bf890a93 | 6793 | { "daa", { XX }, 0 }, |
c0f3af97 L |
6794 | }, |
6795 | ||
6796 | /* X86_64_2F */ | |
6797 | { | |
bf890a93 | 6798 | { "das", { XX }, 0 }, |
c0f3af97 L |
6799 | }, |
6800 | ||
6801 | /* X86_64_37 */ | |
6802 | { | |
bf890a93 | 6803 | { "aaa", { XX }, 0 }, |
c0f3af97 L |
6804 | }, |
6805 | ||
6806 | /* X86_64_3F */ | |
6807 | { | |
bf890a93 | 6808 | { "aas", { XX }, 0 }, |
c0f3af97 L |
6809 | }, |
6810 | ||
6811 | /* X86_64_60 */ | |
6812 | { | |
bf890a93 | 6813 | { "pushaP", { XX }, 0 }, |
c0f3af97 L |
6814 | }, |
6815 | ||
6816 | /* X86_64_61 */ | |
6817 | { | |
bf890a93 | 6818 | { "popaP", { XX }, 0 }, |
c0f3af97 L |
6819 | }, |
6820 | ||
6821 | /* X86_64_62 */ | |
6822 | { | |
6823 | { MOD_TABLE (MOD_62_32BIT) }, | |
43234a1e | 6824 | { EVEX_TABLE (EVEX_0F) }, |
c0f3af97 L |
6825 | }, |
6826 | ||
6827 | /* X86_64_63 */ | |
6828 | { | |
bf890a93 | 6829 | { "arpl", { Ew, Gw }, 0 }, |
bc31405e | 6830 | { "movs", { { OP_G, movsxd_mode }, { MOVSXD_Fixup, movsxd_mode } }, 0 }, |
c0f3af97 L |
6831 | }, |
6832 | ||
6833 | /* X86_64_6D */ | |
6834 | { | |
bf890a93 IT |
6835 | { "ins{R|}", { Yzr, indirDX }, 0 }, |
6836 | { "ins{G|}", { Yzr, indirDX }, 0 }, | |
c0f3af97 L |
6837 | }, |
6838 | ||
6839 | /* X86_64_6F */ | |
6840 | { | |
bf890a93 IT |
6841 | { "outs{R|}", { indirDXr, Xz }, 0 }, |
6842 | { "outs{G|}", { indirDXr, Xz }, 0 }, | |
c0f3af97 L |
6843 | }, |
6844 | ||
d039fef3 | 6845 | /* X86_64_82 */ |
8b89fe14 | 6846 | { |
de194d85 | 6847 | /* Opcode 0x82 is an alias of opcode 0x80 in 32-bit mode. */ |
d039fef3 | 6848 | { REG_TABLE (REG_80) }, |
8b89fe14 L |
6849 | }, |
6850 | ||
c0f3af97 L |
6851 | /* X86_64_9A */ |
6852 | { | |
8f570d62 | 6853 | { "{l|}call{T|}", { Ap }, 0 }, |
c0f3af97 L |
6854 | }, |
6855 | ||
aeab2b26 JB |
6856 | /* X86_64_C2 */ |
6857 | { | |
6858 | { "retP", { Iw, BND }, 0 }, | |
6859 | { "ret@", { Iw, BND }, 0 }, | |
6860 | }, | |
6861 | ||
6862 | /* X86_64_C3 */ | |
6863 | { | |
6864 | { "retP", { BND }, 0 }, | |
6865 | { "ret@", { BND }, 0 }, | |
6866 | }, | |
6867 | ||
c0f3af97 L |
6868 | /* X86_64_C4 */ |
6869 | { | |
6870 | { MOD_TABLE (MOD_C4_32BIT) }, | |
6871 | { VEX_C4_TABLE (VEX_0F) }, | |
6872 | }, | |
6873 | ||
6874 | /* X86_64_C5 */ | |
6875 | { | |
6876 | { MOD_TABLE (MOD_C5_32BIT) }, | |
6877 | { VEX_C5_TABLE (VEX_0F) }, | |
6878 | }, | |
6879 | ||
6880 | /* X86_64_CE */ | |
6881 | { | |
bf890a93 | 6882 | { "into", { XX }, 0 }, |
c0f3af97 L |
6883 | }, |
6884 | ||
6885 | /* X86_64_D4 */ | |
6886 | { | |
bf890a93 | 6887 | { "aam", { Ib }, 0 }, |
c0f3af97 L |
6888 | }, |
6889 | ||
6890 | /* X86_64_D5 */ | |
6891 | { | |
bf890a93 | 6892 | { "aad", { Ib }, 0 }, |
c0f3af97 L |
6893 | }, |
6894 | ||
a72d2af2 L |
6895 | /* X86_64_E8 */ |
6896 | { | |
6897 | { "callP", { Jv, BND }, 0 }, | |
5db04b09 | 6898 | { "call@", { Jv, BND }, 0 } |
a72d2af2 L |
6899 | }, |
6900 | ||
6901 | /* X86_64_E9 */ | |
6902 | { | |
6903 | { "jmpP", { Jv, BND }, 0 }, | |
5db04b09 | 6904 | { "jmp@", { Jv, BND }, 0 } |
a72d2af2 L |
6905 | }, |
6906 | ||
c0f3af97 L |
6907 | /* X86_64_EA */ |
6908 | { | |
8f570d62 | 6909 | { "{l|}jmp{T|}", { Ap }, 0 }, |
c0f3af97 L |
6910 | }, |
6911 | ||
6912 | /* X86_64_0F01_REG_0 */ | |
6913 | { | |
d1c36125 | 6914 | { "sgdt{Q|Q}", { M }, 0 }, |
bf890a93 | 6915 | { "sgdt", { M }, 0 }, |
c0f3af97 L |
6916 | }, |
6917 | ||
6918 | /* X86_64_0F01_REG_1 */ | |
6919 | { | |
d1c36125 | 6920 | { "sidt{Q|Q}", { M }, 0 }, |
bf890a93 | 6921 | { "sidt", { M }, 0 }, |
c0f3af97 L |
6922 | }, |
6923 | ||
6924 | /* X86_64_0F01_REG_2 */ | |
6925 | { | |
bf890a93 IT |
6926 | { "lgdt{Q|Q}", { M }, 0 }, |
6927 | { "lgdt", { M }, 0 }, | |
c0f3af97 L |
6928 | }, |
6929 | ||
6930 | /* X86_64_0F01_REG_3 */ | |
6931 | { | |
bf890a93 IT |
6932 | { "lidt{Q|Q}", { M }, 0 }, |
6933 | { "lidt", { M }, 0 }, | |
c0f3af97 L |
6934 | }, |
6935 | }; | |
6936 | ||
6937 | static const struct dis386 three_byte_table[][256] = { | |
c1e679ec DR |
6938 | |
6939 | /* THREE_BYTE_0F38 */ | |
c0f3af97 L |
6940 | { |
6941 | /* 00 */ | |
507bd325 L |
6942 | { "pshufb", { MX, EM }, PREFIX_OPCODE }, |
6943 | { "phaddw", { MX, EM }, PREFIX_OPCODE }, | |
6944 | { "phaddd", { MX, EM }, PREFIX_OPCODE }, | |
6945 | { "phaddsw", { MX, EM }, PREFIX_OPCODE }, | |
6946 | { "pmaddubsw", { MX, EM }, PREFIX_OPCODE }, | |
6947 | { "phsubw", { MX, EM }, PREFIX_OPCODE }, | |
6948 | { "phsubd", { MX, EM }, PREFIX_OPCODE }, | |
6949 | { "phsubsw", { MX, EM }, PREFIX_OPCODE }, | |
c0f3af97 | 6950 | /* 08 */ |
507bd325 L |
6951 | { "psignb", { MX, EM }, PREFIX_OPCODE }, |
6952 | { "psignw", { MX, EM }, PREFIX_OPCODE }, | |
6953 | { "psignd", { MX, EM }, PREFIX_OPCODE }, | |
6954 | { "pmulhrsw", { MX, EM }, PREFIX_OPCODE }, | |
592d1631 L |
6955 | { Bad_Opcode }, |
6956 | { Bad_Opcode }, | |
6957 | { Bad_Opcode }, | |
6958 | { Bad_Opcode }, | |
f88c9eb0 SP |
6959 | /* 10 */ |
6960 | { PREFIX_TABLE (PREFIX_0F3810) }, | |
592d1631 L |
6961 | { Bad_Opcode }, |
6962 | { Bad_Opcode }, | |
6963 | { Bad_Opcode }, | |
f88c9eb0 SP |
6964 | { PREFIX_TABLE (PREFIX_0F3814) }, |
6965 | { PREFIX_TABLE (PREFIX_0F3815) }, | |
592d1631 | 6966 | { Bad_Opcode }, |
f88c9eb0 SP |
6967 | { PREFIX_TABLE (PREFIX_0F3817) }, |
6968 | /* 18 */ | |
592d1631 L |
6969 | { Bad_Opcode }, |
6970 | { Bad_Opcode }, | |
6971 | { Bad_Opcode }, | |
6972 | { Bad_Opcode }, | |
507bd325 L |
6973 | { "pabsb", { MX, EM }, PREFIX_OPCODE }, |
6974 | { "pabsw", { MX, EM }, PREFIX_OPCODE }, | |
6975 | { "pabsd", { MX, EM }, PREFIX_OPCODE }, | |
592d1631 | 6976 | { Bad_Opcode }, |
f88c9eb0 SP |
6977 | /* 20 */ |
6978 | { PREFIX_TABLE (PREFIX_0F3820) }, | |
6979 | { PREFIX_TABLE (PREFIX_0F3821) }, | |
6980 | { PREFIX_TABLE (PREFIX_0F3822) }, | |
6981 | { PREFIX_TABLE (PREFIX_0F3823) }, | |
6982 | { PREFIX_TABLE (PREFIX_0F3824) }, | |
6983 | { PREFIX_TABLE (PREFIX_0F3825) }, | |
592d1631 L |
6984 | { Bad_Opcode }, |
6985 | { Bad_Opcode }, | |
f88c9eb0 SP |
6986 | /* 28 */ |
6987 | { PREFIX_TABLE (PREFIX_0F3828) }, | |
6988 | { PREFIX_TABLE (PREFIX_0F3829) }, | |
6989 | { PREFIX_TABLE (PREFIX_0F382A) }, | |
6990 | { PREFIX_TABLE (PREFIX_0F382B) }, | |
592d1631 L |
6991 | { Bad_Opcode }, |
6992 | { Bad_Opcode }, | |
6993 | { Bad_Opcode }, | |
6994 | { Bad_Opcode }, | |
f88c9eb0 SP |
6995 | /* 30 */ |
6996 | { PREFIX_TABLE (PREFIX_0F3830) }, | |
6997 | { PREFIX_TABLE (PREFIX_0F3831) }, | |
6998 | { PREFIX_TABLE (PREFIX_0F3832) }, | |
6999 | { PREFIX_TABLE (PREFIX_0F3833) }, | |
7000 | { PREFIX_TABLE (PREFIX_0F3834) }, | |
7001 | { PREFIX_TABLE (PREFIX_0F3835) }, | |
592d1631 | 7002 | { Bad_Opcode }, |
f88c9eb0 SP |
7003 | { PREFIX_TABLE (PREFIX_0F3837) }, |
7004 | /* 38 */ | |
7005 | { PREFIX_TABLE (PREFIX_0F3838) }, | |
7006 | { PREFIX_TABLE (PREFIX_0F3839) }, | |
7007 | { PREFIX_TABLE (PREFIX_0F383A) }, | |
7008 | { PREFIX_TABLE (PREFIX_0F383B) }, | |
7009 | { PREFIX_TABLE (PREFIX_0F383C) }, | |
7010 | { PREFIX_TABLE (PREFIX_0F383D) }, | |
7011 | { PREFIX_TABLE (PREFIX_0F383E) }, | |
7012 | { PREFIX_TABLE (PREFIX_0F383F) }, | |
7013 | /* 40 */ | |
7014 | { PREFIX_TABLE (PREFIX_0F3840) }, | |
7015 | { PREFIX_TABLE (PREFIX_0F3841) }, | |
592d1631 L |
7016 | { Bad_Opcode }, |
7017 | { Bad_Opcode }, | |
7018 | { Bad_Opcode }, | |
7019 | { Bad_Opcode }, | |
7020 | { Bad_Opcode }, | |
7021 | { Bad_Opcode }, | |
f88c9eb0 | 7022 | /* 48 */ |
592d1631 L |
7023 | { Bad_Opcode }, |
7024 | { Bad_Opcode }, | |
7025 | { Bad_Opcode }, | |
7026 | { Bad_Opcode }, | |
7027 | { Bad_Opcode }, | |
7028 | { Bad_Opcode }, | |
7029 | { Bad_Opcode }, | |
7030 | { Bad_Opcode }, | |
f88c9eb0 | 7031 | /* 50 */ |
592d1631 L |
7032 | { Bad_Opcode }, |
7033 | { Bad_Opcode }, | |
7034 | { Bad_Opcode }, | |
7035 | { Bad_Opcode }, | |
7036 | { Bad_Opcode }, | |
7037 | { Bad_Opcode }, | |
7038 | { Bad_Opcode }, | |
7039 | { Bad_Opcode }, | |
f88c9eb0 | 7040 | /* 58 */ |
592d1631 L |
7041 | { Bad_Opcode }, |
7042 | { Bad_Opcode }, | |
7043 | { Bad_Opcode }, | |
7044 | { Bad_Opcode }, | |
7045 | { Bad_Opcode }, | |
7046 | { Bad_Opcode }, | |
7047 | { Bad_Opcode }, | |
7048 | { Bad_Opcode }, | |
f88c9eb0 | 7049 | /* 60 */ |
592d1631 L |
7050 | { Bad_Opcode }, |
7051 | { Bad_Opcode }, | |
7052 | { Bad_Opcode }, | |
7053 | { Bad_Opcode }, | |
7054 | { Bad_Opcode }, | |
7055 | { Bad_Opcode }, | |
7056 | { Bad_Opcode }, | |
7057 | { Bad_Opcode }, | |
f88c9eb0 | 7058 | /* 68 */ |
592d1631 L |
7059 | { Bad_Opcode }, |
7060 | { Bad_Opcode }, | |
7061 | { Bad_Opcode }, | |
7062 | { Bad_Opcode }, | |
7063 | { Bad_Opcode }, | |
7064 | { Bad_Opcode }, | |
7065 | { Bad_Opcode }, | |
7066 | { Bad_Opcode }, | |
f88c9eb0 | 7067 | /* 70 */ |
592d1631 L |
7068 | { Bad_Opcode }, |
7069 | { Bad_Opcode }, | |
7070 | { Bad_Opcode }, | |
7071 | { Bad_Opcode }, | |
7072 | { Bad_Opcode }, | |
7073 | { Bad_Opcode }, | |
7074 | { Bad_Opcode }, | |
7075 | { Bad_Opcode }, | |
f88c9eb0 | 7076 | /* 78 */ |
592d1631 L |
7077 | { Bad_Opcode }, |
7078 | { Bad_Opcode }, | |
7079 | { Bad_Opcode }, | |
7080 | { Bad_Opcode }, | |
7081 | { Bad_Opcode }, | |
7082 | { Bad_Opcode }, | |
7083 | { Bad_Opcode }, | |
7084 | { Bad_Opcode }, | |
f88c9eb0 SP |
7085 | /* 80 */ |
7086 | { PREFIX_TABLE (PREFIX_0F3880) }, | |
7087 | { PREFIX_TABLE (PREFIX_0F3881) }, | |
6c30d220 | 7088 | { PREFIX_TABLE (PREFIX_0F3882) }, |
592d1631 L |
7089 | { Bad_Opcode }, |
7090 | { Bad_Opcode }, | |
7091 | { Bad_Opcode }, | |
7092 | { Bad_Opcode }, | |
7093 | { Bad_Opcode }, | |
f88c9eb0 | 7094 | /* 88 */ |
592d1631 L |
7095 | { Bad_Opcode }, |
7096 | { Bad_Opcode }, | |
7097 | { Bad_Opcode }, | |
7098 | { Bad_Opcode }, | |
7099 | { Bad_Opcode }, | |
7100 | { Bad_Opcode }, | |
7101 | { Bad_Opcode }, | |
7102 | { Bad_Opcode }, | |
f88c9eb0 | 7103 | /* 90 */ |
592d1631 L |
7104 | { Bad_Opcode }, |
7105 | { Bad_Opcode }, | |
7106 | { Bad_Opcode }, | |
7107 | { Bad_Opcode }, | |
7108 | { Bad_Opcode }, | |
7109 | { Bad_Opcode }, | |
7110 | { Bad_Opcode }, | |
7111 | { Bad_Opcode }, | |
f88c9eb0 | 7112 | /* 98 */ |
592d1631 L |
7113 | { Bad_Opcode }, |
7114 | { Bad_Opcode }, | |
7115 | { Bad_Opcode }, | |
7116 | { Bad_Opcode }, | |
7117 | { Bad_Opcode }, | |
7118 | { Bad_Opcode }, | |
7119 | { Bad_Opcode }, | |
7120 | { Bad_Opcode }, | |
f88c9eb0 | 7121 | /* a0 */ |
592d1631 L |
7122 | { Bad_Opcode }, |
7123 | { Bad_Opcode }, | |
7124 | { Bad_Opcode }, | |
7125 | { Bad_Opcode }, | |
7126 | { Bad_Opcode }, | |
7127 | { Bad_Opcode }, | |
7128 | { Bad_Opcode }, | |
7129 | { Bad_Opcode }, | |
f88c9eb0 | 7130 | /* a8 */ |
592d1631 L |
7131 | { Bad_Opcode }, |
7132 | { Bad_Opcode }, | |
7133 | { Bad_Opcode }, | |
7134 | { Bad_Opcode }, | |
7135 | { Bad_Opcode }, | |
7136 | { Bad_Opcode }, | |
7137 | { Bad_Opcode }, | |
7138 | { Bad_Opcode }, | |
f88c9eb0 | 7139 | /* b0 */ |
592d1631 L |
7140 | { Bad_Opcode }, |
7141 | { Bad_Opcode }, | |
7142 | { Bad_Opcode }, | |
7143 | { Bad_Opcode }, | |
7144 | { Bad_Opcode }, | |
7145 | { Bad_Opcode }, | |
7146 | { Bad_Opcode }, | |
7147 | { Bad_Opcode }, | |
f88c9eb0 | 7148 | /* b8 */ |
592d1631 L |
7149 | { Bad_Opcode }, |
7150 | { Bad_Opcode }, | |
7151 | { Bad_Opcode }, | |
7152 | { Bad_Opcode }, | |
7153 | { Bad_Opcode }, | |
7154 | { Bad_Opcode }, | |
7155 | { Bad_Opcode }, | |
7156 | { Bad_Opcode }, | |
f88c9eb0 | 7157 | /* c0 */ |
592d1631 L |
7158 | { Bad_Opcode }, |
7159 | { Bad_Opcode }, | |
7160 | { Bad_Opcode }, | |
7161 | { Bad_Opcode }, | |
7162 | { Bad_Opcode }, | |
7163 | { Bad_Opcode }, | |
7164 | { Bad_Opcode }, | |
7165 | { Bad_Opcode }, | |
f88c9eb0 | 7166 | /* c8 */ |
a0046408 L |
7167 | { PREFIX_TABLE (PREFIX_0F38C8) }, |
7168 | { PREFIX_TABLE (PREFIX_0F38C9) }, | |
7169 | { PREFIX_TABLE (PREFIX_0F38CA) }, | |
7170 | { PREFIX_TABLE (PREFIX_0F38CB) }, | |
7171 | { PREFIX_TABLE (PREFIX_0F38CC) }, | |
7172 | { PREFIX_TABLE (PREFIX_0F38CD) }, | |
592d1631 | 7173 | { Bad_Opcode }, |
48521003 | 7174 | { PREFIX_TABLE (PREFIX_0F38CF) }, |
f88c9eb0 | 7175 | /* d0 */ |
592d1631 L |
7176 | { Bad_Opcode }, |
7177 | { Bad_Opcode }, | |
7178 | { Bad_Opcode }, | |
7179 | { Bad_Opcode }, | |
7180 | { Bad_Opcode }, | |
7181 | { Bad_Opcode }, | |
7182 | { Bad_Opcode }, | |
7183 | { Bad_Opcode }, | |
f88c9eb0 | 7184 | /* d8 */ |
592d1631 L |
7185 | { Bad_Opcode }, |
7186 | { Bad_Opcode }, | |
7187 | { Bad_Opcode }, | |
f88c9eb0 SP |
7188 | { PREFIX_TABLE (PREFIX_0F38DB) }, |
7189 | { PREFIX_TABLE (PREFIX_0F38DC) }, | |
7190 | { PREFIX_TABLE (PREFIX_0F38DD) }, | |
7191 | { PREFIX_TABLE (PREFIX_0F38DE) }, | |
7192 | { PREFIX_TABLE (PREFIX_0F38DF) }, | |
7193 | /* e0 */ | |
592d1631 L |
7194 | { Bad_Opcode }, |
7195 | { Bad_Opcode }, | |
7196 | { Bad_Opcode }, | |
7197 | { Bad_Opcode }, | |
7198 | { Bad_Opcode }, | |
7199 | { Bad_Opcode }, | |
7200 | { Bad_Opcode }, | |
7201 | { Bad_Opcode }, | |
f88c9eb0 | 7202 | /* e8 */ |
592d1631 L |
7203 | { Bad_Opcode }, |
7204 | { Bad_Opcode }, | |
7205 | { Bad_Opcode }, | |
7206 | { Bad_Opcode }, | |
7207 | { Bad_Opcode }, | |
7208 | { Bad_Opcode }, | |
7209 | { Bad_Opcode }, | |
7210 | { Bad_Opcode }, | |
f88c9eb0 SP |
7211 | /* f0 */ |
7212 | { PREFIX_TABLE (PREFIX_0F38F0) }, | |
7213 | { PREFIX_TABLE (PREFIX_0F38F1) }, | |
592d1631 L |
7214 | { Bad_Opcode }, |
7215 | { Bad_Opcode }, | |
7216 | { Bad_Opcode }, | |
603555e5 | 7217 | { PREFIX_TABLE (PREFIX_0F38F5) }, |
e2e1fcde | 7218 | { PREFIX_TABLE (PREFIX_0F38F6) }, |
592d1631 | 7219 | { Bad_Opcode }, |
f88c9eb0 | 7220 | /* f8 */ |
c0a30a9f L |
7221 | { PREFIX_TABLE (PREFIX_0F38F8) }, |
7222 | { PREFIX_TABLE (PREFIX_0F38F9) }, | |
592d1631 L |
7223 | { Bad_Opcode }, |
7224 | { Bad_Opcode }, | |
7225 | { Bad_Opcode }, | |
7226 | { Bad_Opcode }, | |
7227 | { Bad_Opcode }, | |
7228 | { Bad_Opcode }, | |
f88c9eb0 SP |
7229 | }, |
7230 | /* THREE_BYTE_0F3A */ | |
7231 | { | |
7232 | /* 00 */ | |
592d1631 L |
7233 | { Bad_Opcode }, |
7234 | { Bad_Opcode }, | |
7235 | { Bad_Opcode }, | |
7236 | { Bad_Opcode }, | |
7237 | { Bad_Opcode }, | |
7238 | { Bad_Opcode }, | |
7239 | { Bad_Opcode }, | |
7240 | { Bad_Opcode }, | |
f88c9eb0 SP |
7241 | /* 08 */ |
7242 | { PREFIX_TABLE (PREFIX_0F3A08) }, | |
7243 | { PREFIX_TABLE (PREFIX_0F3A09) }, | |
7244 | { PREFIX_TABLE (PREFIX_0F3A0A) }, | |
7245 | { PREFIX_TABLE (PREFIX_0F3A0B) }, | |
7246 | { PREFIX_TABLE (PREFIX_0F3A0C) }, | |
7247 | { PREFIX_TABLE (PREFIX_0F3A0D) }, | |
7248 | { PREFIX_TABLE (PREFIX_0F3A0E) }, | |
507bd325 | 7249 | { "palignr", { MX, EM, Ib }, PREFIX_OPCODE }, |
f88c9eb0 | 7250 | /* 10 */ |
592d1631 L |
7251 | { Bad_Opcode }, |
7252 | { Bad_Opcode }, | |
7253 | { Bad_Opcode }, | |
7254 | { Bad_Opcode }, | |
f88c9eb0 SP |
7255 | { PREFIX_TABLE (PREFIX_0F3A14) }, |
7256 | { PREFIX_TABLE (PREFIX_0F3A15) }, | |
7257 | { PREFIX_TABLE (PREFIX_0F3A16) }, | |
7258 | { PREFIX_TABLE (PREFIX_0F3A17) }, | |
7259 | /* 18 */ | |
592d1631 L |
7260 | { Bad_Opcode }, |
7261 | { Bad_Opcode }, | |
7262 | { Bad_Opcode }, | |
7263 | { Bad_Opcode }, | |
7264 | { Bad_Opcode }, | |
7265 | { Bad_Opcode }, | |
7266 | { Bad_Opcode }, | |
7267 | { Bad_Opcode }, | |
f88c9eb0 SP |
7268 | /* 20 */ |
7269 | { PREFIX_TABLE (PREFIX_0F3A20) }, | |
7270 | { PREFIX_TABLE (PREFIX_0F3A21) }, | |
7271 | { PREFIX_TABLE (PREFIX_0F3A22) }, | |
592d1631 L |
7272 | { Bad_Opcode }, |
7273 | { Bad_Opcode }, | |
7274 | { Bad_Opcode }, | |
7275 | { Bad_Opcode }, | |
7276 | { Bad_Opcode }, | |
f88c9eb0 | 7277 | /* 28 */ |
592d1631 L |
7278 | { Bad_Opcode }, |
7279 | { Bad_Opcode }, | |
7280 | { Bad_Opcode }, | |
7281 | { Bad_Opcode }, | |
7282 | { Bad_Opcode }, | |
7283 | { Bad_Opcode }, | |
7284 | { Bad_Opcode }, | |
7285 | { Bad_Opcode }, | |
f88c9eb0 | 7286 | /* 30 */ |
592d1631 L |
7287 | { Bad_Opcode }, |
7288 | { Bad_Opcode }, | |
7289 | { Bad_Opcode }, | |
7290 | { Bad_Opcode }, | |
7291 | { Bad_Opcode }, | |
7292 | { Bad_Opcode }, | |
7293 | { Bad_Opcode }, | |
7294 | { Bad_Opcode }, | |
f88c9eb0 | 7295 | /* 38 */ |
592d1631 L |
7296 | { Bad_Opcode }, |
7297 | { Bad_Opcode }, | |
7298 | { Bad_Opcode }, | |
7299 | { Bad_Opcode }, | |
7300 | { Bad_Opcode }, | |
7301 | { Bad_Opcode }, | |
7302 | { Bad_Opcode }, | |
7303 | { Bad_Opcode }, | |
f88c9eb0 SP |
7304 | /* 40 */ |
7305 | { PREFIX_TABLE (PREFIX_0F3A40) }, | |
7306 | { PREFIX_TABLE (PREFIX_0F3A41) }, | |
7307 | { PREFIX_TABLE (PREFIX_0F3A42) }, | |
592d1631 | 7308 | { Bad_Opcode }, |
f88c9eb0 | 7309 | { PREFIX_TABLE (PREFIX_0F3A44) }, |
592d1631 L |
7310 | { Bad_Opcode }, |
7311 | { Bad_Opcode }, | |
7312 | { Bad_Opcode }, | |
f88c9eb0 | 7313 | /* 48 */ |
592d1631 L |
7314 | { Bad_Opcode }, |
7315 | { Bad_Opcode }, | |
7316 | { Bad_Opcode }, | |
7317 | { Bad_Opcode }, | |
7318 | { Bad_Opcode }, | |
7319 | { Bad_Opcode }, | |
7320 | { Bad_Opcode }, | |
7321 | { Bad_Opcode }, | |
f88c9eb0 | 7322 | /* 50 */ |
592d1631 L |
7323 | { Bad_Opcode }, |
7324 | { Bad_Opcode }, | |
7325 | { Bad_Opcode }, | |
7326 | { Bad_Opcode }, | |
7327 | { Bad_Opcode }, | |
7328 | { Bad_Opcode }, | |
7329 | { Bad_Opcode }, | |
7330 | { Bad_Opcode }, | |
f88c9eb0 | 7331 | /* 58 */ |
592d1631 L |
7332 | { Bad_Opcode }, |
7333 | { Bad_Opcode }, | |
7334 | { Bad_Opcode }, | |
7335 | { Bad_Opcode }, | |
7336 | { Bad_Opcode }, | |
7337 | { Bad_Opcode }, | |
7338 | { Bad_Opcode }, | |
7339 | { Bad_Opcode }, | |
f88c9eb0 SP |
7340 | /* 60 */ |
7341 | { PREFIX_TABLE (PREFIX_0F3A60) }, | |
7342 | { PREFIX_TABLE (PREFIX_0F3A61) }, | |
7343 | { PREFIX_TABLE (PREFIX_0F3A62) }, | |
7344 | { PREFIX_TABLE (PREFIX_0F3A63) }, | |
592d1631 L |
7345 | { Bad_Opcode }, |
7346 | { Bad_Opcode }, | |
7347 | { Bad_Opcode }, | |
7348 | { Bad_Opcode }, | |
f88c9eb0 | 7349 | /* 68 */ |
592d1631 L |
7350 | { Bad_Opcode }, |
7351 | { Bad_Opcode }, | |
7352 | { Bad_Opcode }, | |
7353 | { Bad_Opcode }, | |
7354 | { Bad_Opcode }, | |
7355 | { Bad_Opcode }, | |
7356 | { Bad_Opcode }, | |
7357 | { Bad_Opcode }, | |
f88c9eb0 | 7358 | /* 70 */ |
592d1631 L |
7359 | { Bad_Opcode }, |
7360 | { Bad_Opcode }, | |
7361 | { Bad_Opcode }, | |
7362 | { Bad_Opcode }, | |
7363 | { Bad_Opcode }, | |
7364 | { Bad_Opcode }, | |
7365 | { Bad_Opcode }, | |
7366 | { Bad_Opcode }, | |
f88c9eb0 | 7367 | /* 78 */ |
592d1631 L |
7368 | { Bad_Opcode }, |
7369 | { Bad_Opcode }, | |
7370 | { Bad_Opcode }, | |
7371 | { Bad_Opcode }, | |
7372 | { Bad_Opcode }, | |
7373 | { Bad_Opcode }, | |
7374 | { Bad_Opcode }, | |
7375 | { Bad_Opcode }, | |
f88c9eb0 | 7376 | /* 80 */ |
592d1631 L |
7377 | { Bad_Opcode }, |
7378 | { Bad_Opcode }, | |
7379 | { Bad_Opcode }, | |
7380 | { Bad_Opcode }, | |
7381 | { Bad_Opcode }, | |
7382 | { Bad_Opcode }, | |
7383 | { Bad_Opcode }, | |
7384 | { Bad_Opcode }, | |
f88c9eb0 | 7385 | /* 88 */ |
592d1631 L |
7386 | { Bad_Opcode }, |
7387 | { Bad_Opcode }, | |
7388 | { Bad_Opcode }, | |
7389 | { Bad_Opcode }, | |
7390 | { Bad_Opcode }, | |
7391 | { Bad_Opcode }, | |
7392 | { Bad_Opcode }, | |
7393 | { Bad_Opcode }, | |
f88c9eb0 | 7394 | /* 90 */ |
592d1631 L |
7395 | { Bad_Opcode }, |
7396 | { Bad_Opcode }, | |
7397 | { Bad_Opcode }, | |
7398 | { Bad_Opcode }, | |
7399 | { Bad_Opcode }, | |
7400 | { Bad_Opcode }, | |
7401 | { Bad_Opcode }, | |
7402 | { Bad_Opcode }, | |
f88c9eb0 | 7403 | /* 98 */ |
592d1631 L |
7404 | { Bad_Opcode }, |
7405 | { Bad_Opcode }, | |
7406 | { Bad_Opcode }, | |
7407 | { Bad_Opcode }, | |
7408 | { Bad_Opcode }, | |
7409 | { Bad_Opcode }, | |
7410 | { Bad_Opcode }, | |
7411 | { Bad_Opcode }, | |
f88c9eb0 | 7412 | /* a0 */ |
592d1631 L |
7413 | { Bad_Opcode }, |
7414 | { Bad_Opcode }, | |
7415 | { Bad_Opcode }, | |
7416 | { Bad_Opcode }, | |
7417 | { Bad_Opcode }, | |
7418 | { Bad_Opcode }, | |
7419 | { Bad_Opcode }, | |
7420 | { Bad_Opcode }, | |
f88c9eb0 | 7421 | /* a8 */ |
592d1631 L |
7422 | { Bad_Opcode }, |
7423 | { Bad_Opcode }, | |
7424 | { Bad_Opcode }, | |
7425 | { Bad_Opcode }, | |
7426 | { Bad_Opcode }, | |
7427 | { Bad_Opcode }, | |
7428 | { Bad_Opcode }, | |
7429 | { Bad_Opcode }, | |
f88c9eb0 | 7430 | /* b0 */ |
592d1631 L |
7431 | { Bad_Opcode }, |
7432 | { Bad_Opcode }, | |
7433 | { Bad_Opcode }, | |
7434 | { Bad_Opcode }, | |
7435 | { Bad_Opcode }, | |
7436 | { Bad_Opcode }, | |
7437 | { Bad_Opcode }, | |
7438 | { Bad_Opcode }, | |
f88c9eb0 | 7439 | /* b8 */ |
592d1631 L |
7440 | { Bad_Opcode }, |
7441 | { Bad_Opcode }, | |
7442 | { Bad_Opcode }, | |
7443 | { Bad_Opcode }, | |
7444 | { Bad_Opcode }, | |
7445 | { Bad_Opcode }, | |
7446 | { Bad_Opcode }, | |
7447 | { Bad_Opcode }, | |
f88c9eb0 | 7448 | /* c0 */ |
592d1631 L |
7449 | { Bad_Opcode }, |
7450 | { Bad_Opcode }, | |
7451 | { Bad_Opcode }, | |
7452 | { Bad_Opcode }, | |
7453 | { Bad_Opcode }, | |
7454 | { Bad_Opcode }, | |
7455 | { Bad_Opcode }, | |
7456 | { Bad_Opcode }, | |
f88c9eb0 | 7457 | /* c8 */ |
592d1631 L |
7458 | { Bad_Opcode }, |
7459 | { Bad_Opcode }, | |
7460 | { Bad_Opcode }, | |
7461 | { Bad_Opcode }, | |
a0046408 | 7462 | { PREFIX_TABLE (PREFIX_0F3ACC) }, |
592d1631 | 7463 | { Bad_Opcode }, |
48521003 IT |
7464 | { PREFIX_TABLE (PREFIX_0F3ACE) }, |
7465 | { PREFIX_TABLE (PREFIX_0F3ACF) }, | |
f88c9eb0 | 7466 | /* d0 */ |
592d1631 L |
7467 | { Bad_Opcode }, |
7468 | { Bad_Opcode }, | |
7469 | { Bad_Opcode }, | |
7470 | { Bad_Opcode }, | |
7471 | { Bad_Opcode }, | |
7472 | { Bad_Opcode }, | |
7473 | { Bad_Opcode }, | |
7474 | { Bad_Opcode }, | |
f88c9eb0 | 7475 | /* d8 */ |
592d1631 L |
7476 | { Bad_Opcode }, |
7477 | { Bad_Opcode }, | |
7478 | { Bad_Opcode }, | |
7479 | { Bad_Opcode }, | |
7480 | { Bad_Opcode }, | |
7481 | { Bad_Opcode }, | |
7482 | { Bad_Opcode }, | |
f88c9eb0 SP |
7483 | { PREFIX_TABLE (PREFIX_0F3ADF) }, |
7484 | /* e0 */ | |
592d1631 L |
7485 | { Bad_Opcode }, |
7486 | { Bad_Opcode }, | |
7487 | { Bad_Opcode }, | |
7488 | { Bad_Opcode }, | |
7489 | { Bad_Opcode }, | |
592d1631 L |
7490 | { Bad_Opcode }, |
7491 | { Bad_Opcode }, | |
7492 | { Bad_Opcode }, | |
85f10a01 | 7493 | /* e8 */ |
592d1631 L |
7494 | { Bad_Opcode }, |
7495 | { Bad_Opcode }, | |
7496 | { Bad_Opcode }, | |
7497 | { Bad_Opcode }, | |
7498 | { Bad_Opcode }, | |
7499 | { Bad_Opcode }, | |
7500 | { Bad_Opcode }, | |
7501 | { Bad_Opcode }, | |
85f10a01 | 7502 | /* f0 */ |
592d1631 L |
7503 | { Bad_Opcode }, |
7504 | { Bad_Opcode }, | |
7505 | { Bad_Opcode }, | |
7506 | { Bad_Opcode }, | |
7507 | { Bad_Opcode }, | |
7508 | { Bad_Opcode }, | |
7509 | { Bad_Opcode }, | |
7510 | { Bad_Opcode }, | |
85f10a01 | 7511 | /* f8 */ |
592d1631 L |
7512 | { Bad_Opcode }, |
7513 | { Bad_Opcode }, | |
7514 | { Bad_Opcode }, | |
7515 | { Bad_Opcode }, | |
7516 | { Bad_Opcode }, | |
7517 | { Bad_Opcode }, | |
7518 | { Bad_Opcode }, | |
7519 | { Bad_Opcode }, | |
85f10a01 | 7520 | }, |
f88c9eb0 SP |
7521 | }; |
7522 | ||
7523 | static const struct dis386 xop_table[][256] = { | |
5dd85c99 | 7524 | /* XOP_08 */ |
85f10a01 MM |
7525 | { |
7526 | /* 00 */ | |
592d1631 L |
7527 | { Bad_Opcode }, |
7528 | { Bad_Opcode }, | |
7529 | { Bad_Opcode }, | |
7530 | { Bad_Opcode }, | |
7531 | { Bad_Opcode }, | |
7532 | { Bad_Opcode }, | |
7533 | { Bad_Opcode }, | |
7534 | { Bad_Opcode }, | |
85f10a01 | 7535 | /* 08 */ |
592d1631 L |
7536 | { Bad_Opcode }, |
7537 | { Bad_Opcode }, | |
7538 | { Bad_Opcode }, | |
7539 | { Bad_Opcode }, | |
7540 | { Bad_Opcode }, | |
7541 | { Bad_Opcode }, | |
7542 | { Bad_Opcode }, | |
7543 | { Bad_Opcode }, | |
85f10a01 | 7544 | /* 10 */ |
3929df09 | 7545 | { Bad_Opcode }, |
592d1631 L |
7546 | { Bad_Opcode }, |
7547 | { Bad_Opcode }, | |
7548 | { Bad_Opcode }, | |
7549 | { Bad_Opcode }, | |
7550 | { Bad_Opcode }, | |
7551 | { Bad_Opcode }, | |
7552 | { Bad_Opcode }, | |
85f10a01 | 7553 | /* 18 */ |
592d1631 L |
7554 | { Bad_Opcode }, |
7555 | { Bad_Opcode }, | |
7556 | { Bad_Opcode }, | |
7557 | { Bad_Opcode }, | |
7558 | { Bad_Opcode }, | |
7559 | { Bad_Opcode }, | |
7560 | { Bad_Opcode }, | |
7561 | { Bad_Opcode }, | |
85f10a01 | 7562 | /* 20 */ |
592d1631 L |
7563 | { Bad_Opcode }, |
7564 | { Bad_Opcode }, | |
7565 | { Bad_Opcode }, | |
7566 | { Bad_Opcode }, | |
7567 | { Bad_Opcode }, | |
7568 | { Bad_Opcode }, | |
7569 | { Bad_Opcode }, | |
7570 | { Bad_Opcode }, | |
85f10a01 | 7571 | /* 28 */ |
592d1631 L |
7572 | { Bad_Opcode }, |
7573 | { Bad_Opcode }, | |
7574 | { Bad_Opcode }, | |
7575 | { Bad_Opcode }, | |
7576 | { Bad_Opcode }, | |
7577 | { Bad_Opcode }, | |
7578 | { Bad_Opcode }, | |
7579 | { Bad_Opcode }, | |
c0f3af97 | 7580 | /* 30 */ |
592d1631 L |
7581 | { Bad_Opcode }, |
7582 | { Bad_Opcode }, | |
7583 | { Bad_Opcode }, | |
7584 | { Bad_Opcode }, | |
7585 | { Bad_Opcode }, | |
7586 | { Bad_Opcode }, | |
7587 | { Bad_Opcode }, | |
7588 | { Bad_Opcode }, | |
c0f3af97 | 7589 | /* 38 */ |
592d1631 L |
7590 | { Bad_Opcode }, |
7591 | { Bad_Opcode }, | |
7592 | { Bad_Opcode }, | |
7593 | { Bad_Opcode }, | |
7594 | { Bad_Opcode }, | |
7595 | { Bad_Opcode }, | |
7596 | { Bad_Opcode }, | |
7597 | { Bad_Opcode }, | |
c0f3af97 | 7598 | /* 40 */ |
592d1631 L |
7599 | { Bad_Opcode }, |
7600 | { Bad_Opcode }, | |
7601 | { Bad_Opcode }, | |
7602 | { Bad_Opcode }, | |
7603 | { Bad_Opcode }, | |
7604 | { Bad_Opcode }, | |
7605 | { Bad_Opcode }, | |
7606 | { Bad_Opcode }, | |
85f10a01 | 7607 | /* 48 */ |
592d1631 L |
7608 | { Bad_Opcode }, |
7609 | { Bad_Opcode }, | |
7610 | { Bad_Opcode }, | |
7611 | { Bad_Opcode }, | |
7612 | { Bad_Opcode }, | |
7613 | { Bad_Opcode }, | |
7614 | { Bad_Opcode }, | |
7615 | { Bad_Opcode }, | |
c0f3af97 | 7616 | /* 50 */ |
592d1631 L |
7617 | { Bad_Opcode }, |
7618 | { Bad_Opcode }, | |
7619 | { Bad_Opcode }, | |
7620 | { Bad_Opcode }, | |
7621 | { Bad_Opcode }, | |
7622 | { Bad_Opcode }, | |
7623 | { Bad_Opcode }, | |
7624 | { Bad_Opcode }, | |
85f10a01 | 7625 | /* 58 */ |
592d1631 L |
7626 | { Bad_Opcode }, |
7627 | { Bad_Opcode }, | |
7628 | { Bad_Opcode }, | |
7629 | { Bad_Opcode }, | |
7630 | { Bad_Opcode }, | |
7631 | { Bad_Opcode }, | |
7632 | { Bad_Opcode }, | |
7633 | { Bad_Opcode }, | |
c1e679ec | 7634 | /* 60 */ |
592d1631 L |
7635 | { Bad_Opcode }, |
7636 | { Bad_Opcode }, | |
7637 | { Bad_Opcode }, | |
7638 | { Bad_Opcode }, | |
7639 | { Bad_Opcode }, | |
7640 | { Bad_Opcode }, | |
7641 | { Bad_Opcode }, | |
7642 | { Bad_Opcode }, | |
c0f3af97 | 7643 | /* 68 */ |
592d1631 L |
7644 | { Bad_Opcode }, |
7645 | { Bad_Opcode }, | |
7646 | { Bad_Opcode }, | |
7647 | { Bad_Opcode }, | |
7648 | { Bad_Opcode }, | |
7649 | { Bad_Opcode }, | |
7650 | { Bad_Opcode }, | |
7651 | { Bad_Opcode }, | |
85f10a01 | 7652 | /* 70 */ |
592d1631 L |
7653 | { Bad_Opcode }, |
7654 | { Bad_Opcode }, | |
7655 | { Bad_Opcode }, | |
7656 | { Bad_Opcode }, | |
7657 | { Bad_Opcode }, | |
7658 | { Bad_Opcode }, | |
7659 | { Bad_Opcode }, | |
7660 | { Bad_Opcode }, | |
85f10a01 | 7661 | /* 78 */ |
592d1631 L |
7662 | { Bad_Opcode }, |
7663 | { Bad_Opcode }, | |
7664 | { Bad_Opcode }, | |
7665 | { Bad_Opcode }, | |
7666 | { Bad_Opcode }, | |
7667 | { Bad_Opcode }, | |
7668 | { Bad_Opcode }, | |
7669 | { Bad_Opcode }, | |
85f10a01 | 7670 | /* 80 */ |
592d1631 L |
7671 | { Bad_Opcode }, |
7672 | { Bad_Opcode }, | |
7673 | { Bad_Opcode }, | |
7674 | { Bad_Opcode }, | |
7675 | { Bad_Opcode }, | |
3a2430e0 JB |
7676 | { "vpmacssww", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
7677 | { "vpmacsswd", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, | |
7678 | { "vpmacssdql", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, | |
5dd85c99 | 7679 | /* 88 */ |
592d1631 L |
7680 | { Bad_Opcode }, |
7681 | { Bad_Opcode }, | |
7682 | { Bad_Opcode }, | |
7683 | { Bad_Opcode }, | |
7684 | { Bad_Opcode }, | |
7685 | { Bad_Opcode }, | |
3a2430e0 JB |
7686 | { "vpmacssdd", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
7687 | { "vpmacssdqh", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, | |
5dd85c99 | 7688 | /* 90 */ |
592d1631 L |
7689 | { Bad_Opcode }, |
7690 | { Bad_Opcode }, | |
7691 | { Bad_Opcode }, | |
7692 | { Bad_Opcode }, | |
7693 | { Bad_Opcode }, | |
3a2430e0 JB |
7694 | { "vpmacsww", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
7695 | { "vpmacswd", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, | |
7696 | { "vpmacsdql", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, | |
5dd85c99 | 7697 | /* 98 */ |
592d1631 L |
7698 | { Bad_Opcode }, |
7699 | { Bad_Opcode }, | |
7700 | { Bad_Opcode }, | |
7701 | { Bad_Opcode }, | |
7702 | { Bad_Opcode }, | |
7703 | { Bad_Opcode }, | |
3a2430e0 JB |
7704 | { "vpmacsdd", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
7705 | { "vpmacsdqh", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, | |
5dd85c99 | 7706 | /* a0 */ |
592d1631 L |
7707 | { Bad_Opcode }, |
7708 | { Bad_Opcode }, | |
3a2430e0 JB |
7709 | { "vpcmov", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
7710 | { "vpperm", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, | |
592d1631 L |
7711 | { Bad_Opcode }, |
7712 | { Bad_Opcode }, | |
3a2430e0 | 7713 | { "vpmadcsswd", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
592d1631 | 7714 | { Bad_Opcode }, |
5dd85c99 | 7715 | /* a8 */ |
592d1631 L |
7716 | { Bad_Opcode }, |
7717 | { Bad_Opcode }, | |
7718 | { Bad_Opcode }, | |
7719 | { Bad_Opcode }, | |
7720 | { Bad_Opcode }, | |
7721 | { Bad_Opcode }, | |
7722 | { Bad_Opcode }, | |
7723 | { Bad_Opcode }, | |
5dd85c99 | 7724 | /* b0 */ |
592d1631 L |
7725 | { Bad_Opcode }, |
7726 | { Bad_Opcode }, | |
7727 | { Bad_Opcode }, | |
7728 | { Bad_Opcode }, | |
7729 | { Bad_Opcode }, | |
7730 | { Bad_Opcode }, | |
3a2430e0 | 7731 | { "vpmadcswd", { XMVexW, Vex, EXVexW, EXVexW }, 0 }, |
592d1631 | 7732 | { Bad_Opcode }, |
5dd85c99 | 7733 | /* b8 */ |
592d1631 L |
7734 | { Bad_Opcode }, |
7735 | { Bad_Opcode }, | |
7736 | { Bad_Opcode }, | |
7737 | { Bad_Opcode }, | |
7738 | { Bad_Opcode }, | |
7739 | { Bad_Opcode }, | |
7740 | { Bad_Opcode }, | |
7741 | { Bad_Opcode }, | |
5dd85c99 | 7742 | /* c0 */ |
bf890a93 IT |
7743 | { "vprotb", { XM, Vex_2src_1, Ib }, 0 }, |
7744 | { "vprotw", { XM, Vex_2src_1, Ib }, 0 }, | |
7745 | { "vprotd", { XM, Vex_2src_1, Ib }, 0 }, | |
7746 | { "vprotq", { XM, Vex_2src_1, Ib }, 0 }, | |
592d1631 L |
7747 | { Bad_Opcode }, |
7748 | { Bad_Opcode }, | |
7749 | { Bad_Opcode }, | |
7750 | { Bad_Opcode }, | |
5dd85c99 | 7751 | /* c8 */ |
592d1631 L |
7752 | { Bad_Opcode }, |
7753 | { Bad_Opcode }, | |
7754 | { Bad_Opcode }, | |
7755 | { Bad_Opcode }, | |
ff688e1f L |
7756 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_CC) }, |
7757 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_CD) }, | |
7758 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_CE) }, | |
7759 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_CF) }, | |
5dd85c99 | 7760 | /* d0 */ |
592d1631 L |
7761 | { Bad_Opcode }, |
7762 | { Bad_Opcode }, | |
7763 | { Bad_Opcode }, | |
7764 | { Bad_Opcode }, | |
7765 | { Bad_Opcode }, | |
7766 | { Bad_Opcode }, | |
7767 | { Bad_Opcode }, | |
7768 | { Bad_Opcode }, | |
5dd85c99 | 7769 | /* d8 */ |
592d1631 L |
7770 | { Bad_Opcode }, |
7771 | { Bad_Opcode }, | |
7772 | { Bad_Opcode }, | |
7773 | { Bad_Opcode }, | |
7774 | { Bad_Opcode }, | |
7775 | { Bad_Opcode }, | |
7776 | { Bad_Opcode }, | |
7777 | { Bad_Opcode }, | |
5dd85c99 | 7778 | /* e0 */ |
592d1631 L |
7779 | { Bad_Opcode }, |
7780 | { Bad_Opcode }, | |
7781 | { Bad_Opcode }, | |
7782 | { Bad_Opcode }, | |
7783 | { Bad_Opcode }, | |
7784 | { Bad_Opcode }, | |
7785 | { Bad_Opcode }, | |
7786 | { Bad_Opcode }, | |
5dd85c99 | 7787 | /* e8 */ |
592d1631 L |
7788 | { Bad_Opcode }, |
7789 | { Bad_Opcode }, | |
7790 | { Bad_Opcode }, | |
7791 | { Bad_Opcode }, | |
ff688e1f L |
7792 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_EC) }, |
7793 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_ED) }, | |
7794 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_EE) }, | |
7795 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_EF) }, | |
5dd85c99 | 7796 | /* f0 */ |
592d1631 L |
7797 | { Bad_Opcode }, |
7798 | { Bad_Opcode }, | |
7799 | { Bad_Opcode }, | |
7800 | { Bad_Opcode }, | |
7801 | { Bad_Opcode }, | |
7802 | { Bad_Opcode }, | |
7803 | { Bad_Opcode }, | |
7804 | { Bad_Opcode }, | |
5dd85c99 | 7805 | /* f8 */ |
592d1631 L |
7806 | { Bad_Opcode }, |
7807 | { Bad_Opcode }, | |
7808 | { Bad_Opcode }, | |
7809 | { Bad_Opcode }, | |
7810 | { Bad_Opcode }, | |
7811 | { Bad_Opcode }, | |
7812 | { Bad_Opcode }, | |
7813 | { Bad_Opcode }, | |
5dd85c99 SP |
7814 | }, |
7815 | /* XOP_09 */ | |
7816 | { | |
7817 | /* 00 */ | |
592d1631 | 7818 | { Bad_Opcode }, |
2a2a0f38 QN |
7819 | { REG_TABLE (REG_XOP_TBM_01) }, |
7820 | { REG_TABLE (REG_XOP_TBM_02) }, | |
592d1631 L |
7821 | { Bad_Opcode }, |
7822 | { Bad_Opcode }, | |
7823 | { Bad_Opcode }, | |
7824 | { Bad_Opcode }, | |
7825 | { Bad_Opcode }, | |
5dd85c99 | 7826 | /* 08 */ |
592d1631 L |
7827 | { Bad_Opcode }, |
7828 | { Bad_Opcode }, | |
7829 | { Bad_Opcode }, | |
7830 | { Bad_Opcode }, | |
7831 | { Bad_Opcode }, | |
7832 | { Bad_Opcode }, | |
7833 | { Bad_Opcode }, | |
7834 | { Bad_Opcode }, | |
5dd85c99 | 7835 | /* 10 */ |
592d1631 L |
7836 | { Bad_Opcode }, |
7837 | { Bad_Opcode }, | |
5dd85c99 | 7838 | { REG_TABLE (REG_XOP_LWPCB) }, |
592d1631 L |
7839 | { Bad_Opcode }, |
7840 | { Bad_Opcode }, | |
7841 | { Bad_Opcode }, | |
7842 | { Bad_Opcode }, | |
7843 | { Bad_Opcode }, | |
5dd85c99 | 7844 | /* 18 */ |
592d1631 L |
7845 | { Bad_Opcode }, |
7846 | { Bad_Opcode }, | |
7847 | { Bad_Opcode }, | |
7848 | { Bad_Opcode }, | |
7849 | { Bad_Opcode }, | |
7850 | { Bad_Opcode }, | |
7851 | { Bad_Opcode }, | |
7852 | { Bad_Opcode }, | |
5dd85c99 | 7853 | /* 20 */ |
592d1631 L |
7854 | { Bad_Opcode }, |
7855 | { Bad_Opcode }, | |
7856 | { Bad_Opcode }, | |
7857 | { Bad_Opcode }, | |
7858 | { Bad_Opcode }, | |
7859 | { Bad_Opcode }, | |
7860 | { Bad_Opcode }, | |
7861 | { Bad_Opcode }, | |
5dd85c99 | 7862 | /* 28 */ |
592d1631 L |
7863 | { Bad_Opcode }, |
7864 | { Bad_Opcode }, | |
7865 | { Bad_Opcode }, | |
7866 | { Bad_Opcode }, | |
7867 | { Bad_Opcode }, | |
7868 | { Bad_Opcode }, | |
7869 | { Bad_Opcode }, | |
7870 | { Bad_Opcode }, | |
5dd85c99 | 7871 | /* 30 */ |
592d1631 L |
7872 | { Bad_Opcode }, |
7873 | { Bad_Opcode }, | |
7874 | { Bad_Opcode }, | |
7875 | { Bad_Opcode }, | |
7876 | { Bad_Opcode }, | |
7877 | { Bad_Opcode }, | |
7878 | { Bad_Opcode }, | |
7879 | { Bad_Opcode }, | |
5dd85c99 | 7880 | /* 38 */ |
592d1631 L |
7881 | { Bad_Opcode }, |
7882 | { Bad_Opcode }, | |
7883 | { Bad_Opcode }, | |
7884 | { Bad_Opcode }, | |
7885 | { Bad_Opcode }, | |
7886 | { Bad_Opcode }, | |
7887 | { Bad_Opcode }, | |
7888 | { Bad_Opcode }, | |
5dd85c99 | 7889 | /* 40 */ |
592d1631 L |
7890 | { Bad_Opcode }, |
7891 | { Bad_Opcode }, | |
7892 | { Bad_Opcode }, | |
7893 | { Bad_Opcode }, | |
7894 | { Bad_Opcode }, | |
7895 | { Bad_Opcode }, | |
7896 | { Bad_Opcode }, | |
7897 | { Bad_Opcode }, | |
5dd85c99 | 7898 | /* 48 */ |
592d1631 L |
7899 | { Bad_Opcode }, |
7900 | { Bad_Opcode }, | |
7901 | { Bad_Opcode }, | |
7902 | { Bad_Opcode }, | |
7903 | { Bad_Opcode }, | |
7904 | { Bad_Opcode }, | |
7905 | { Bad_Opcode }, | |
7906 | { Bad_Opcode }, | |
5dd85c99 | 7907 | /* 50 */ |
592d1631 L |
7908 | { Bad_Opcode }, |
7909 | { Bad_Opcode }, | |
7910 | { Bad_Opcode }, | |
7911 | { Bad_Opcode }, | |
7912 | { Bad_Opcode }, | |
7913 | { Bad_Opcode }, | |
7914 | { Bad_Opcode }, | |
7915 | { Bad_Opcode }, | |
5dd85c99 | 7916 | /* 58 */ |
592d1631 L |
7917 | { Bad_Opcode }, |
7918 | { Bad_Opcode }, | |
7919 | { Bad_Opcode }, | |
7920 | { Bad_Opcode }, | |
7921 | { Bad_Opcode }, | |
7922 | { Bad_Opcode }, | |
7923 | { Bad_Opcode }, | |
7924 | { Bad_Opcode }, | |
5dd85c99 | 7925 | /* 60 */ |
592d1631 L |
7926 | { Bad_Opcode }, |
7927 | { Bad_Opcode }, | |
7928 | { Bad_Opcode }, | |
7929 | { Bad_Opcode }, | |
7930 | { Bad_Opcode }, | |
7931 | { Bad_Opcode }, | |
7932 | { Bad_Opcode }, | |
7933 | { Bad_Opcode }, | |
5dd85c99 | 7934 | /* 68 */ |
592d1631 L |
7935 | { Bad_Opcode }, |
7936 | { Bad_Opcode }, | |
7937 | { Bad_Opcode }, | |
7938 | { Bad_Opcode }, | |
7939 | { Bad_Opcode }, | |
7940 | { Bad_Opcode }, | |
7941 | { Bad_Opcode }, | |
7942 | { Bad_Opcode }, | |
5dd85c99 | 7943 | /* 70 */ |
592d1631 L |
7944 | { Bad_Opcode }, |
7945 | { Bad_Opcode }, | |
7946 | { Bad_Opcode }, | |
7947 | { Bad_Opcode }, | |
7948 | { Bad_Opcode }, | |
7949 | { Bad_Opcode }, | |
7950 | { Bad_Opcode }, | |
7951 | { Bad_Opcode }, | |
5dd85c99 | 7952 | /* 78 */ |
592d1631 L |
7953 | { Bad_Opcode }, |
7954 | { Bad_Opcode }, | |
7955 | { Bad_Opcode }, | |
7956 | { Bad_Opcode }, | |
7957 | { Bad_Opcode }, | |
7958 | { Bad_Opcode }, | |
7959 | { Bad_Opcode }, | |
7960 | { Bad_Opcode }, | |
5dd85c99 | 7961 | /* 80 */ |
592a252b L |
7962 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_80) }, |
7963 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_81) }, | |
bf890a93 IT |
7964 | { "vfrczss", { XM, EXd }, 0 }, |
7965 | { "vfrczsd", { XM, EXq }, 0 }, | |
592d1631 L |
7966 | { Bad_Opcode }, |
7967 | { Bad_Opcode }, | |
7968 | { Bad_Opcode }, | |
7969 | { Bad_Opcode }, | |
5dd85c99 | 7970 | /* 88 */ |
592d1631 L |
7971 | { Bad_Opcode }, |
7972 | { Bad_Opcode }, | |
7973 | { Bad_Opcode }, | |
7974 | { Bad_Opcode }, | |
7975 | { Bad_Opcode }, | |
7976 | { Bad_Opcode }, | |
7977 | { Bad_Opcode }, | |
7978 | { Bad_Opcode }, | |
5dd85c99 | 7979 | /* 90 */ |
bf890a93 IT |
7980 | { "vprotb", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, |
7981 | { "vprotw", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
7982 | { "vprotd", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
7983 | { "vprotq", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
7984 | { "vpshlb", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
7985 | { "vpshlw", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
7986 | { "vpshld", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
7987 | { "vpshlq", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
5dd85c99 | 7988 | /* 98 */ |
bf890a93 IT |
7989 | { "vpshab", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, |
7990 | { "vpshaw", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
7991 | { "vpshad", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
7992 | { "vpshaq", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
592d1631 L |
7993 | { Bad_Opcode }, |
7994 | { Bad_Opcode }, | |
7995 | { Bad_Opcode }, | |
7996 | { Bad_Opcode }, | |
5dd85c99 | 7997 | /* a0 */ |
592d1631 L |
7998 | { Bad_Opcode }, |
7999 | { Bad_Opcode }, | |
8000 | { Bad_Opcode }, | |
8001 | { Bad_Opcode }, | |
8002 | { Bad_Opcode }, | |
8003 | { Bad_Opcode }, | |
8004 | { Bad_Opcode }, | |
8005 | { Bad_Opcode }, | |
5dd85c99 | 8006 | /* a8 */ |
592d1631 L |
8007 | { Bad_Opcode }, |
8008 | { Bad_Opcode }, | |
8009 | { Bad_Opcode }, | |
8010 | { Bad_Opcode }, | |
8011 | { Bad_Opcode }, | |
8012 | { Bad_Opcode }, | |
8013 | { Bad_Opcode }, | |
8014 | { Bad_Opcode }, | |
5dd85c99 | 8015 | /* b0 */ |
592d1631 L |
8016 | { Bad_Opcode }, |
8017 | { Bad_Opcode }, | |
8018 | { Bad_Opcode }, | |
8019 | { Bad_Opcode }, | |
8020 | { Bad_Opcode }, | |
8021 | { Bad_Opcode }, | |
8022 | { Bad_Opcode }, | |
8023 | { Bad_Opcode }, | |
5dd85c99 | 8024 | /* b8 */ |
592d1631 L |
8025 | { Bad_Opcode }, |
8026 | { Bad_Opcode }, | |
8027 | { Bad_Opcode }, | |
8028 | { Bad_Opcode }, | |
8029 | { Bad_Opcode }, | |
8030 | { Bad_Opcode }, | |
8031 | { Bad_Opcode }, | |
8032 | { Bad_Opcode }, | |
5dd85c99 | 8033 | /* c0 */ |
592d1631 | 8034 | { Bad_Opcode }, |
bf890a93 IT |
8035 | { "vphaddbw", { XM, EXxmm }, 0 }, |
8036 | { "vphaddbd", { XM, EXxmm }, 0 }, | |
8037 | { "vphaddbq", { XM, EXxmm }, 0 }, | |
592d1631 L |
8038 | { Bad_Opcode }, |
8039 | { Bad_Opcode }, | |
bf890a93 IT |
8040 | { "vphaddwd", { XM, EXxmm }, 0 }, |
8041 | { "vphaddwq", { XM, EXxmm }, 0 }, | |
5dd85c99 | 8042 | /* c8 */ |
592d1631 L |
8043 | { Bad_Opcode }, |
8044 | { Bad_Opcode }, | |
8045 | { Bad_Opcode }, | |
bf890a93 | 8046 | { "vphadddq", { XM, EXxmm }, 0 }, |
592d1631 L |
8047 | { Bad_Opcode }, |
8048 | { Bad_Opcode }, | |
8049 | { Bad_Opcode }, | |
8050 | { Bad_Opcode }, | |
5dd85c99 | 8051 | /* d0 */ |
592d1631 | 8052 | { Bad_Opcode }, |
bf890a93 IT |
8053 | { "vphaddubw", { XM, EXxmm }, 0 }, |
8054 | { "vphaddubd", { XM, EXxmm }, 0 }, | |
8055 | { "vphaddubq", { XM, EXxmm }, 0 }, | |
592d1631 L |
8056 | { Bad_Opcode }, |
8057 | { Bad_Opcode }, | |
bf890a93 IT |
8058 | { "vphadduwd", { XM, EXxmm }, 0 }, |
8059 | { "vphadduwq", { XM, EXxmm }, 0 }, | |
5dd85c99 | 8060 | /* d8 */ |
592d1631 L |
8061 | { Bad_Opcode }, |
8062 | { Bad_Opcode }, | |
8063 | { Bad_Opcode }, | |
bf890a93 | 8064 | { "vphaddudq", { XM, EXxmm }, 0 }, |
592d1631 L |
8065 | { Bad_Opcode }, |
8066 | { Bad_Opcode }, | |
8067 | { Bad_Opcode }, | |
8068 | { Bad_Opcode }, | |
5dd85c99 | 8069 | /* e0 */ |
592d1631 | 8070 | { Bad_Opcode }, |
bf890a93 IT |
8071 | { "vphsubbw", { XM, EXxmm }, 0 }, |
8072 | { "vphsubwd", { XM, EXxmm }, 0 }, | |
8073 | { "vphsubdq", { XM, EXxmm }, 0 }, | |
592d1631 L |
8074 | { Bad_Opcode }, |
8075 | { Bad_Opcode }, | |
8076 | { Bad_Opcode }, | |
8077 | { Bad_Opcode }, | |
4e7d34a6 | 8078 | /* e8 */ |
592d1631 L |
8079 | { Bad_Opcode }, |
8080 | { Bad_Opcode }, | |
8081 | { Bad_Opcode }, | |
8082 | { Bad_Opcode }, | |
8083 | { Bad_Opcode }, | |
8084 | { Bad_Opcode }, | |
8085 | { Bad_Opcode }, | |
8086 | { Bad_Opcode }, | |
4e7d34a6 | 8087 | /* f0 */ |
592d1631 L |
8088 | { Bad_Opcode }, |
8089 | { Bad_Opcode }, | |
8090 | { Bad_Opcode }, | |
8091 | { Bad_Opcode }, | |
8092 | { Bad_Opcode }, | |
8093 | { Bad_Opcode }, | |
8094 | { Bad_Opcode }, | |
8095 | { Bad_Opcode }, | |
4e7d34a6 | 8096 | /* f8 */ |
592d1631 L |
8097 | { Bad_Opcode }, |
8098 | { Bad_Opcode }, | |
8099 | { Bad_Opcode }, | |
8100 | { Bad_Opcode }, | |
8101 | { Bad_Opcode }, | |
8102 | { Bad_Opcode }, | |
8103 | { Bad_Opcode }, | |
8104 | { Bad_Opcode }, | |
4e7d34a6 | 8105 | }, |
f88c9eb0 | 8106 | /* XOP_0A */ |
4e7d34a6 L |
8107 | { |
8108 | /* 00 */ | |
592d1631 L |
8109 | { Bad_Opcode }, |
8110 | { Bad_Opcode }, | |
8111 | { Bad_Opcode }, | |
8112 | { Bad_Opcode }, | |
8113 | { Bad_Opcode }, | |
8114 | { Bad_Opcode }, | |
8115 | { Bad_Opcode }, | |
8116 | { Bad_Opcode }, | |
4e7d34a6 | 8117 | /* 08 */ |
592d1631 L |
8118 | { Bad_Opcode }, |
8119 | { Bad_Opcode }, | |
8120 | { Bad_Opcode }, | |
8121 | { Bad_Opcode }, | |
8122 | { Bad_Opcode }, | |
8123 | { Bad_Opcode }, | |
8124 | { Bad_Opcode }, | |
8125 | { Bad_Opcode }, | |
4e7d34a6 | 8126 | /* 10 */ |
c1dc7af5 | 8127 | { "bextrS", { Gdq, Edq, Id }, 0 }, |
592d1631 | 8128 | { Bad_Opcode }, |
f88c9eb0 | 8129 | { REG_TABLE (REG_XOP_LWP) }, |
592d1631 L |
8130 | { Bad_Opcode }, |
8131 | { Bad_Opcode }, | |
8132 | { Bad_Opcode }, | |
8133 | { Bad_Opcode }, | |
8134 | { Bad_Opcode }, | |
4e7d34a6 | 8135 | /* 18 */ |
592d1631 L |
8136 | { Bad_Opcode }, |
8137 | { Bad_Opcode }, | |
8138 | { Bad_Opcode }, | |
8139 | { Bad_Opcode }, | |
8140 | { Bad_Opcode }, | |
8141 | { Bad_Opcode }, | |
8142 | { Bad_Opcode }, | |
8143 | { Bad_Opcode }, | |
4e7d34a6 | 8144 | /* 20 */ |
592d1631 L |
8145 | { Bad_Opcode }, |
8146 | { Bad_Opcode }, | |
8147 | { Bad_Opcode }, | |
8148 | { Bad_Opcode }, | |
8149 | { Bad_Opcode }, | |
8150 | { Bad_Opcode }, | |
8151 | { Bad_Opcode }, | |
8152 | { Bad_Opcode }, | |
4e7d34a6 | 8153 | /* 28 */ |
592d1631 L |
8154 | { Bad_Opcode }, |
8155 | { Bad_Opcode }, | |
8156 | { Bad_Opcode }, | |
8157 | { Bad_Opcode }, | |
8158 | { Bad_Opcode }, | |
8159 | { Bad_Opcode }, | |
8160 | { Bad_Opcode }, | |
8161 | { Bad_Opcode }, | |
4e7d34a6 | 8162 | /* 30 */ |
592d1631 L |
8163 | { Bad_Opcode }, |
8164 | { Bad_Opcode }, | |
8165 | { Bad_Opcode }, | |
8166 | { Bad_Opcode }, | |
8167 | { Bad_Opcode }, | |
8168 | { Bad_Opcode }, | |
8169 | { Bad_Opcode }, | |
8170 | { Bad_Opcode }, | |
c0f3af97 | 8171 | /* 38 */ |
592d1631 L |
8172 | { Bad_Opcode }, |
8173 | { Bad_Opcode }, | |
8174 | { Bad_Opcode }, | |
8175 | { Bad_Opcode }, | |
8176 | { Bad_Opcode }, | |
8177 | { Bad_Opcode }, | |
8178 | { Bad_Opcode }, | |
8179 | { Bad_Opcode }, | |
c0f3af97 | 8180 | /* 40 */ |
592d1631 L |
8181 | { Bad_Opcode }, |
8182 | { Bad_Opcode }, | |
8183 | { Bad_Opcode }, | |
8184 | { Bad_Opcode }, | |
8185 | { Bad_Opcode }, | |
8186 | { Bad_Opcode }, | |
8187 | { Bad_Opcode }, | |
8188 | { Bad_Opcode }, | |
c1e679ec | 8189 | /* 48 */ |
592d1631 L |
8190 | { Bad_Opcode }, |
8191 | { Bad_Opcode }, | |
8192 | { Bad_Opcode }, | |
8193 | { Bad_Opcode }, | |
8194 | { Bad_Opcode }, | |
8195 | { Bad_Opcode }, | |
8196 | { Bad_Opcode }, | |
8197 | { Bad_Opcode }, | |
c1e679ec | 8198 | /* 50 */ |
592d1631 L |
8199 | { Bad_Opcode }, |
8200 | { Bad_Opcode }, | |
8201 | { Bad_Opcode }, | |
8202 | { Bad_Opcode }, | |
8203 | { Bad_Opcode }, | |
8204 | { Bad_Opcode }, | |
8205 | { Bad_Opcode }, | |
8206 | { Bad_Opcode }, | |
4e7d34a6 | 8207 | /* 58 */ |
592d1631 L |
8208 | { Bad_Opcode }, |
8209 | { Bad_Opcode }, | |
8210 | { Bad_Opcode }, | |
8211 | { Bad_Opcode }, | |
8212 | { Bad_Opcode }, | |
8213 | { Bad_Opcode }, | |
8214 | { Bad_Opcode }, | |
8215 | { Bad_Opcode }, | |
4e7d34a6 | 8216 | /* 60 */ |
592d1631 L |
8217 | { Bad_Opcode }, |
8218 | { Bad_Opcode }, | |
8219 | { Bad_Opcode }, | |
8220 | { Bad_Opcode }, | |
8221 | { Bad_Opcode }, | |
8222 | { Bad_Opcode }, | |
8223 | { Bad_Opcode }, | |
8224 | { Bad_Opcode }, | |
4e7d34a6 | 8225 | /* 68 */ |
592d1631 L |
8226 | { Bad_Opcode }, |
8227 | { Bad_Opcode }, | |
8228 | { Bad_Opcode }, | |
8229 | { Bad_Opcode }, | |
8230 | { Bad_Opcode }, | |
8231 | { Bad_Opcode }, | |
8232 | { Bad_Opcode }, | |
8233 | { Bad_Opcode }, | |
4e7d34a6 | 8234 | /* 70 */ |
592d1631 L |
8235 | { Bad_Opcode }, |
8236 | { Bad_Opcode }, | |
8237 | { Bad_Opcode }, | |
8238 | { Bad_Opcode }, | |
8239 | { Bad_Opcode }, | |
8240 | { Bad_Opcode }, | |
8241 | { Bad_Opcode }, | |
8242 | { Bad_Opcode }, | |
4e7d34a6 | 8243 | /* 78 */ |
592d1631 L |
8244 | { Bad_Opcode }, |
8245 | { Bad_Opcode }, | |
8246 | { Bad_Opcode }, | |
8247 | { Bad_Opcode }, | |
8248 | { Bad_Opcode }, | |
8249 | { Bad_Opcode }, | |
8250 | { Bad_Opcode }, | |
8251 | { Bad_Opcode }, | |
4e7d34a6 | 8252 | /* 80 */ |
592d1631 L |
8253 | { Bad_Opcode }, |
8254 | { Bad_Opcode }, | |
8255 | { Bad_Opcode }, | |
8256 | { Bad_Opcode }, | |
8257 | { Bad_Opcode }, | |
8258 | { Bad_Opcode }, | |
8259 | { Bad_Opcode }, | |
8260 | { Bad_Opcode }, | |
4e7d34a6 | 8261 | /* 88 */ |
592d1631 L |
8262 | { Bad_Opcode }, |
8263 | { Bad_Opcode }, | |
8264 | { Bad_Opcode }, | |
8265 | { Bad_Opcode }, | |
8266 | { Bad_Opcode }, | |
8267 | { Bad_Opcode }, | |
8268 | { Bad_Opcode }, | |
8269 | { Bad_Opcode }, | |
4e7d34a6 | 8270 | /* 90 */ |
592d1631 L |
8271 | { Bad_Opcode }, |
8272 | { Bad_Opcode }, | |
8273 | { Bad_Opcode }, | |
8274 | { Bad_Opcode }, | |
8275 | { Bad_Opcode }, | |
8276 | { Bad_Opcode }, | |
8277 | { Bad_Opcode }, | |
8278 | { Bad_Opcode }, | |
4e7d34a6 | 8279 | /* 98 */ |
592d1631 L |
8280 | { Bad_Opcode }, |
8281 | { Bad_Opcode }, | |
8282 | { Bad_Opcode }, | |
8283 | { Bad_Opcode }, | |
8284 | { Bad_Opcode }, | |
8285 | { Bad_Opcode }, | |
8286 | { Bad_Opcode }, | |
8287 | { Bad_Opcode }, | |
4e7d34a6 | 8288 | /* a0 */ |
592d1631 L |
8289 | { Bad_Opcode }, |
8290 | { Bad_Opcode }, | |
8291 | { Bad_Opcode }, | |
8292 | { Bad_Opcode }, | |
8293 | { Bad_Opcode }, | |
8294 | { Bad_Opcode }, | |
8295 | { Bad_Opcode }, | |
8296 | { Bad_Opcode }, | |
4e7d34a6 | 8297 | /* a8 */ |
592d1631 L |
8298 | { Bad_Opcode }, |
8299 | { Bad_Opcode }, | |
8300 | { Bad_Opcode }, | |
8301 | { Bad_Opcode }, | |
8302 | { Bad_Opcode }, | |
8303 | { Bad_Opcode }, | |
8304 | { Bad_Opcode }, | |
8305 | { Bad_Opcode }, | |
d5d7db8e | 8306 | /* b0 */ |
592d1631 L |
8307 | { Bad_Opcode }, |
8308 | { Bad_Opcode }, | |
8309 | { Bad_Opcode }, | |
8310 | { Bad_Opcode }, | |
8311 | { Bad_Opcode }, | |
8312 | { Bad_Opcode }, | |
8313 | { Bad_Opcode }, | |
8314 | { Bad_Opcode }, | |
85f10a01 | 8315 | /* b8 */ |
592d1631 L |
8316 | { Bad_Opcode }, |
8317 | { Bad_Opcode }, | |
8318 | { Bad_Opcode }, | |
8319 | { Bad_Opcode }, | |
8320 | { Bad_Opcode }, | |
8321 | { Bad_Opcode }, | |
8322 | { Bad_Opcode }, | |
8323 | { Bad_Opcode }, | |
85f10a01 | 8324 | /* c0 */ |
592d1631 L |
8325 | { Bad_Opcode }, |
8326 | { Bad_Opcode }, | |
8327 | { Bad_Opcode }, | |
8328 | { Bad_Opcode }, | |
8329 | { Bad_Opcode }, | |
8330 | { Bad_Opcode }, | |
8331 | { Bad_Opcode }, | |
8332 | { Bad_Opcode }, | |
85f10a01 | 8333 | /* c8 */ |
592d1631 L |
8334 | { Bad_Opcode }, |
8335 | { Bad_Opcode }, | |
8336 | { Bad_Opcode }, | |
8337 | { Bad_Opcode }, | |
8338 | { Bad_Opcode }, | |
8339 | { Bad_Opcode }, | |
8340 | { Bad_Opcode }, | |
8341 | { Bad_Opcode }, | |
85f10a01 | 8342 | /* d0 */ |
592d1631 L |
8343 | { Bad_Opcode }, |
8344 | { Bad_Opcode }, | |
8345 | { Bad_Opcode }, | |
8346 | { Bad_Opcode }, | |
8347 | { Bad_Opcode }, | |
8348 | { Bad_Opcode }, | |
8349 | { Bad_Opcode }, | |
8350 | { Bad_Opcode }, | |
85f10a01 | 8351 | /* d8 */ |
592d1631 L |
8352 | { Bad_Opcode }, |
8353 | { Bad_Opcode }, | |
8354 | { Bad_Opcode }, | |
8355 | { Bad_Opcode }, | |
8356 | { Bad_Opcode }, | |
8357 | { Bad_Opcode }, | |
8358 | { Bad_Opcode }, | |
8359 | { Bad_Opcode }, | |
85f10a01 | 8360 | /* e0 */ |
592d1631 L |
8361 | { Bad_Opcode }, |
8362 | { Bad_Opcode }, | |
8363 | { Bad_Opcode }, | |
8364 | { Bad_Opcode }, | |
8365 | { Bad_Opcode }, | |
8366 | { Bad_Opcode }, | |
8367 | { Bad_Opcode }, | |
8368 | { Bad_Opcode }, | |
85f10a01 | 8369 | /* e8 */ |
592d1631 L |
8370 | { Bad_Opcode }, |
8371 | { Bad_Opcode }, | |
8372 | { Bad_Opcode }, | |
8373 | { Bad_Opcode }, | |
8374 | { Bad_Opcode }, | |
8375 | { Bad_Opcode }, | |
8376 | { Bad_Opcode }, | |
8377 | { Bad_Opcode }, | |
85f10a01 | 8378 | /* f0 */ |
592d1631 L |
8379 | { Bad_Opcode }, |
8380 | { Bad_Opcode }, | |
8381 | { Bad_Opcode }, | |
8382 | { Bad_Opcode }, | |
8383 | { Bad_Opcode }, | |
8384 | { Bad_Opcode }, | |
8385 | { Bad_Opcode }, | |
8386 | { Bad_Opcode }, | |
85f10a01 | 8387 | /* f8 */ |
592d1631 L |
8388 | { Bad_Opcode }, |
8389 | { Bad_Opcode }, | |
8390 | { Bad_Opcode }, | |
8391 | { Bad_Opcode }, | |
8392 | { Bad_Opcode }, | |
8393 | { Bad_Opcode }, | |
8394 | { Bad_Opcode }, | |
8395 | { Bad_Opcode }, | |
85f10a01 | 8396 | }, |
c0f3af97 L |
8397 | }; |
8398 | ||
8399 | static const struct dis386 vex_table[][256] = { | |
8400 | /* VEX_0F */ | |
85f10a01 MM |
8401 | { |
8402 | /* 00 */ | |
592d1631 L |
8403 | { Bad_Opcode }, |
8404 | { Bad_Opcode }, | |
8405 | { Bad_Opcode }, | |
8406 | { Bad_Opcode }, | |
8407 | { Bad_Opcode }, | |
8408 | { Bad_Opcode }, | |
8409 | { Bad_Opcode }, | |
8410 | { Bad_Opcode }, | |
85f10a01 | 8411 | /* 08 */ |
592d1631 L |
8412 | { Bad_Opcode }, |
8413 | { Bad_Opcode }, | |
8414 | { Bad_Opcode }, | |
8415 | { Bad_Opcode }, | |
8416 | { Bad_Opcode }, | |
8417 | { Bad_Opcode }, | |
8418 | { Bad_Opcode }, | |
8419 | { Bad_Opcode }, | |
c0f3af97 | 8420 | /* 10 */ |
592a252b L |
8421 | { PREFIX_TABLE (PREFIX_VEX_0F10) }, |
8422 | { PREFIX_TABLE (PREFIX_VEX_0F11) }, | |
8423 | { PREFIX_TABLE (PREFIX_VEX_0F12) }, | |
8424 | { MOD_TABLE (MOD_VEX_0F13) }, | |
bf926894 JB |
8425 | { "vunpcklpX", { XM, Vex, EXx }, PREFIX_OPCODE }, |
8426 | { "vunpckhpX", { XM, Vex, EXx }, PREFIX_OPCODE }, | |
592a252b L |
8427 | { PREFIX_TABLE (PREFIX_VEX_0F16) }, |
8428 | { MOD_TABLE (MOD_VEX_0F17) }, | |
c0f3af97 | 8429 | /* 18 */ |
592d1631 L |
8430 | { Bad_Opcode }, |
8431 | { Bad_Opcode }, | |
8432 | { Bad_Opcode }, | |
8433 | { Bad_Opcode }, | |
8434 | { Bad_Opcode }, | |
8435 | { Bad_Opcode }, | |
8436 | { Bad_Opcode }, | |
8437 | { Bad_Opcode }, | |
c0f3af97 | 8438 | /* 20 */ |
592d1631 L |
8439 | { Bad_Opcode }, |
8440 | { Bad_Opcode }, | |
8441 | { Bad_Opcode }, | |
8442 | { Bad_Opcode }, | |
8443 | { Bad_Opcode }, | |
8444 | { Bad_Opcode }, | |
8445 | { Bad_Opcode }, | |
8446 | { Bad_Opcode }, | |
c0f3af97 | 8447 | /* 28 */ |
bf926894 JB |
8448 | { "vmovapX", { XM, EXx }, PREFIX_OPCODE }, |
8449 | { "vmovapX", { EXxS, XM }, PREFIX_OPCODE }, | |
592a252b L |
8450 | { PREFIX_TABLE (PREFIX_VEX_0F2A) }, |
8451 | { MOD_TABLE (MOD_VEX_0F2B) }, | |
8452 | { PREFIX_TABLE (PREFIX_VEX_0F2C) }, | |
8453 | { PREFIX_TABLE (PREFIX_VEX_0F2D) }, | |
8454 | { PREFIX_TABLE (PREFIX_VEX_0F2E) }, | |
8455 | { PREFIX_TABLE (PREFIX_VEX_0F2F) }, | |
85f10a01 | 8456 | /* 30 */ |
592d1631 L |
8457 | { Bad_Opcode }, |
8458 | { Bad_Opcode }, | |
8459 | { Bad_Opcode }, | |
8460 | { Bad_Opcode }, | |
8461 | { Bad_Opcode }, | |
8462 | { Bad_Opcode }, | |
8463 | { Bad_Opcode }, | |
8464 | { Bad_Opcode }, | |
4e7d34a6 | 8465 | /* 38 */ |
592d1631 L |
8466 | { Bad_Opcode }, |
8467 | { Bad_Opcode }, | |
8468 | { Bad_Opcode }, | |
8469 | { Bad_Opcode }, | |
8470 | { Bad_Opcode }, | |
8471 | { Bad_Opcode }, | |
8472 | { Bad_Opcode }, | |
8473 | { Bad_Opcode }, | |
d5d7db8e | 8474 | /* 40 */ |
592d1631 | 8475 | { Bad_Opcode }, |
43234a1e L |
8476 | { PREFIX_TABLE (PREFIX_VEX_0F41) }, |
8477 | { PREFIX_TABLE (PREFIX_VEX_0F42) }, | |
592d1631 | 8478 | { Bad_Opcode }, |
43234a1e L |
8479 | { PREFIX_TABLE (PREFIX_VEX_0F44) }, |
8480 | { PREFIX_TABLE (PREFIX_VEX_0F45) }, | |
8481 | { PREFIX_TABLE (PREFIX_VEX_0F46) }, | |
8482 | { PREFIX_TABLE (PREFIX_VEX_0F47) }, | |
85f10a01 | 8483 | /* 48 */ |
592d1631 L |
8484 | { Bad_Opcode }, |
8485 | { Bad_Opcode }, | |
1ba585e8 | 8486 | { PREFIX_TABLE (PREFIX_VEX_0F4A) }, |
43234a1e | 8487 | { PREFIX_TABLE (PREFIX_VEX_0F4B) }, |
592d1631 L |
8488 | { Bad_Opcode }, |
8489 | { Bad_Opcode }, | |
8490 | { Bad_Opcode }, | |
8491 | { Bad_Opcode }, | |
d5d7db8e | 8492 | /* 50 */ |
592a252b L |
8493 | { MOD_TABLE (MOD_VEX_0F50) }, |
8494 | { PREFIX_TABLE (PREFIX_VEX_0F51) }, | |
8495 | { PREFIX_TABLE (PREFIX_VEX_0F52) }, | |
8496 | { PREFIX_TABLE (PREFIX_VEX_0F53) }, | |
bf926894 JB |
8497 | { "vandpX", { XM, Vex, EXx }, PREFIX_OPCODE }, |
8498 | { "vandnpX", { XM, Vex, EXx }, PREFIX_OPCODE }, | |
8499 | { "vorpX", { XM, Vex, EXx }, PREFIX_OPCODE }, | |
8500 | { "vxorpX", { XM, Vex, EXx }, PREFIX_OPCODE }, | |
c0f3af97 | 8501 | /* 58 */ |
592a252b L |
8502 | { PREFIX_TABLE (PREFIX_VEX_0F58) }, |
8503 | { PREFIX_TABLE (PREFIX_VEX_0F59) }, | |
8504 | { PREFIX_TABLE (PREFIX_VEX_0F5A) }, | |
8505 | { PREFIX_TABLE (PREFIX_VEX_0F5B) }, | |
8506 | { PREFIX_TABLE (PREFIX_VEX_0F5C) }, | |
8507 | { PREFIX_TABLE (PREFIX_VEX_0F5D) }, | |
8508 | { PREFIX_TABLE (PREFIX_VEX_0F5E) }, | |
8509 | { PREFIX_TABLE (PREFIX_VEX_0F5F) }, | |
c0f3af97 | 8510 | /* 60 */ |
592a252b L |
8511 | { PREFIX_TABLE (PREFIX_VEX_0F60) }, |
8512 | { PREFIX_TABLE (PREFIX_VEX_0F61) }, | |
8513 | { PREFIX_TABLE (PREFIX_VEX_0F62) }, | |
8514 | { PREFIX_TABLE (PREFIX_VEX_0F63) }, | |
8515 | { PREFIX_TABLE (PREFIX_VEX_0F64) }, | |
8516 | { PREFIX_TABLE (PREFIX_VEX_0F65) }, | |
8517 | { PREFIX_TABLE (PREFIX_VEX_0F66) }, | |
8518 | { PREFIX_TABLE (PREFIX_VEX_0F67) }, | |
c0f3af97 | 8519 | /* 68 */ |
592a252b L |
8520 | { PREFIX_TABLE (PREFIX_VEX_0F68) }, |
8521 | { PREFIX_TABLE (PREFIX_VEX_0F69) }, | |
8522 | { PREFIX_TABLE (PREFIX_VEX_0F6A) }, | |
8523 | { PREFIX_TABLE (PREFIX_VEX_0F6B) }, | |
8524 | { PREFIX_TABLE (PREFIX_VEX_0F6C) }, | |
8525 | { PREFIX_TABLE (PREFIX_VEX_0F6D) }, | |
8526 | { PREFIX_TABLE (PREFIX_VEX_0F6E) }, | |
8527 | { PREFIX_TABLE (PREFIX_VEX_0F6F) }, | |
c0f3af97 | 8528 | /* 70 */ |
592a252b L |
8529 | { PREFIX_TABLE (PREFIX_VEX_0F70) }, |
8530 | { REG_TABLE (REG_VEX_0F71) }, | |
8531 | { REG_TABLE (REG_VEX_0F72) }, | |
8532 | { REG_TABLE (REG_VEX_0F73) }, | |
8533 | { PREFIX_TABLE (PREFIX_VEX_0F74) }, | |
8534 | { PREFIX_TABLE (PREFIX_VEX_0F75) }, | |
8535 | { PREFIX_TABLE (PREFIX_VEX_0F76) }, | |
8536 | { PREFIX_TABLE (PREFIX_VEX_0F77) }, | |
c0f3af97 | 8537 | /* 78 */ |
592d1631 L |
8538 | { Bad_Opcode }, |
8539 | { Bad_Opcode }, | |
8540 | { Bad_Opcode }, | |
8541 | { Bad_Opcode }, | |
592a252b L |
8542 | { PREFIX_TABLE (PREFIX_VEX_0F7C) }, |
8543 | { PREFIX_TABLE (PREFIX_VEX_0F7D) }, | |
8544 | { PREFIX_TABLE (PREFIX_VEX_0F7E) }, | |
8545 | { PREFIX_TABLE (PREFIX_VEX_0F7F) }, | |
c0f3af97 | 8546 | /* 80 */ |
592d1631 L |
8547 | { Bad_Opcode }, |
8548 | { Bad_Opcode }, | |
8549 | { Bad_Opcode }, | |
8550 | { Bad_Opcode }, | |
8551 | { Bad_Opcode }, | |
8552 | { Bad_Opcode }, | |
8553 | { Bad_Opcode }, | |
8554 | { Bad_Opcode }, | |
c0f3af97 | 8555 | /* 88 */ |
592d1631 L |
8556 | { Bad_Opcode }, |
8557 | { Bad_Opcode }, | |
8558 | { Bad_Opcode }, | |
8559 | { Bad_Opcode }, | |
8560 | { Bad_Opcode }, | |
8561 | { Bad_Opcode }, | |
8562 | { Bad_Opcode }, | |
8563 | { Bad_Opcode }, | |
c0f3af97 | 8564 | /* 90 */ |
43234a1e L |
8565 | { PREFIX_TABLE (PREFIX_VEX_0F90) }, |
8566 | { PREFIX_TABLE (PREFIX_VEX_0F91) }, | |
8567 | { PREFIX_TABLE (PREFIX_VEX_0F92) }, | |
8568 | { PREFIX_TABLE (PREFIX_VEX_0F93) }, | |
592d1631 L |
8569 | { Bad_Opcode }, |
8570 | { Bad_Opcode }, | |
8571 | { Bad_Opcode }, | |
8572 | { Bad_Opcode }, | |
c0f3af97 | 8573 | /* 98 */ |
43234a1e | 8574 | { PREFIX_TABLE (PREFIX_VEX_0F98) }, |
1ba585e8 | 8575 | { PREFIX_TABLE (PREFIX_VEX_0F99) }, |
592d1631 L |
8576 | { Bad_Opcode }, |
8577 | { Bad_Opcode }, | |
8578 | { Bad_Opcode }, | |
8579 | { Bad_Opcode }, | |
8580 | { Bad_Opcode }, | |
8581 | { Bad_Opcode }, | |
c0f3af97 | 8582 | /* a0 */ |
592d1631 L |
8583 | { Bad_Opcode }, |
8584 | { Bad_Opcode }, | |
8585 | { Bad_Opcode }, | |
8586 | { Bad_Opcode }, | |
8587 | { Bad_Opcode }, | |
8588 | { Bad_Opcode }, | |
8589 | { Bad_Opcode }, | |
8590 | { Bad_Opcode }, | |
c0f3af97 | 8591 | /* a8 */ |
592d1631 L |
8592 | { Bad_Opcode }, |
8593 | { Bad_Opcode }, | |
8594 | { Bad_Opcode }, | |
8595 | { Bad_Opcode }, | |
8596 | { Bad_Opcode }, | |
8597 | { Bad_Opcode }, | |
592a252b | 8598 | { REG_TABLE (REG_VEX_0FAE) }, |
592d1631 | 8599 | { Bad_Opcode }, |
c0f3af97 | 8600 | /* b0 */ |
592d1631 L |
8601 | { Bad_Opcode }, |
8602 | { Bad_Opcode }, | |
8603 | { Bad_Opcode }, | |
8604 | { Bad_Opcode }, | |
8605 | { Bad_Opcode }, | |
8606 | { Bad_Opcode }, | |
8607 | { Bad_Opcode }, | |
8608 | { Bad_Opcode }, | |
c0f3af97 | 8609 | /* b8 */ |
592d1631 L |
8610 | { Bad_Opcode }, |
8611 | { Bad_Opcode }, | |
8612 | { Bad_Opcode }, | |
8613 | { Bad_Opcode }, | |
8614 | { Bad_Opcode }, | |
8615 | { Bad_Opcode }, | |
8616 | { Bad_Opcode }, | |
8617 | { Bad_Opcode }, | |
c0f3af97 | 8618 | /* c0 */ |
592d1631 L |
8619 | { Bad_Opcode }, |
8620 | { Bad_Opcode }, | |
592a252b | 8621 | { PREFIX_TABLE (PREFIX_VEX_0FC2) }, |
592d1631 | 8622 | { Bad_Opcode }, |
592a252b L |
8623 | { PREFIX_TABLE (PREFIX_VEX_0FC4) }, |
8624 | { PREFIX_TABLE (PREFIX_VEX_0FC5) }, | |
bf926894 | 8625 | { "vshufpX", { XM, Vex, EXx, Ib }, PREFIX_OPCODE }, |
592d1631 | 8626 | { Bad_Opcode }, |
c0f3af97 | 8627 | /* c8 */ |
592d1631 L |
8628 | { Bad_Opcode }, |
8629 | { Bad_Opcode }, | |
8630 | { Bad_Opcode }, | |
8631 | { Bad_Opcode }, | |
8632 | { Bad_Opcode }, | |
8633 | { Bad_Opcode }, | |
8634 | { Bad_Opcode }, | |
8635 | { Bad_Opcode }, | |
c0f3af97 | 8636 | /* d0 */ |
592a252b L |
8637 | { PREFIX_TABLE (PREFIX_VEX_0FD0) }, |
8638 | { PREFIX_TABLE (PREFIX_VEX_0FD1) }, | |
8639 | { PREFIX_TABLE (PREFIX_VEX_0FD2) }, | |
8640 | { PREFIX_TABLE (PREFIX_VEX_0FD3) }, | |
8641 | { PREFIX_TABLE (PREFIX_VEX_0FD4) }, | |
8642 | { PREFIX_TABLE (PREFIX_VEX_0FD5) }, | |
8643 | { PREFIX_TABLE (PREFIX_VEX_0FD6) }, | |
8644 | { PREFIX_TABLE (PREFIX_VEX_0FD7) }, | |
c0f3af97 | 8645 | /* d8 */ |
592a252b L |
8646 | { PREFIX_TABLE (PREFIX_VEX_0FD8) }, |
8647 | { PREFIX_TABLE (PREFIX_VEX_0FD9) }, | |
8648 | { PREFIX_TABLE (PREFIX_VEX_0FDA) }, | |
8649 | { PREFIX_TABLE (PREFIX_VEX_0FDB) }, | |
8650 | { PREFIX_TABLE (PREFIX_VEX_0FDC) }, | |
8651 | { PREFIX_TABLE (PREFIX_VEX_0FDD) }, | |
8652 | { PREFIX_TABLE (PREFIX_VEX_0FDE) }, | |
8653 | { PREFIX_TABLE (PREFIX_VEX_0FDF) }, | |
c0f3af97 | 8654 | /* e0 */ |
592a252b L |
8655 | { PREFIX_TABLE (PREFIX_VEX_0FE0) }, |
8656 | { PREFIX_TABLE (PREFIX_VEX_0FE1) }, | |
8657 | { PREFIX_TABLE (PREFIX_VEX_0FE2) }, | |
8658 | { PREFIX_TABLE (PREFIX_VEX_0FE3) }, | |
8659 | { PREFIX_TABLE (PREFIX_VEX_0FE4) }, | |
8660 | { PREFIX_TABLE (PREFIX_VEX_0FE5) }, | |
8661 | { PREFIX_TABLE (PREFIX_VEX_0FE6) }, | |
8662 | { PREFIX_TABLE (PREFIX_VEX_0FE7) }, | |
c0f3af97 | 8663 | /* e8 */ |
592a252b L |
8664 | { PREFIX_TABLE (PREFIX_VEX_0FE8) }, |
8665 | { PREFIX_TABLE (PREFIX_VEX_0FE9) }, | |
8666 | { PREFIX_TABLE (PREFIX_VEX_0FEA) }, | |
8667 | { PREFIX_TABLE (PREFIX_VEX_0FEB) }, | |
8668 | { PREFIX_TABLE (PREFIX_VEX_0FEC) }, | |
8669 | { PREFIX_TABLE (PREFIX_VEX_0FED) }, | |
8670 | { PREFIX_TABLE (PREFIX_VEX_0FEE) }, | |
8671 | { PREFIX_TABLE (PREFIX_VEX_0FEF) }, | |
c0f3af97 | 8672 | /* f0 */ |
592a252b L |
8673 | { PREFIX_TABLE (PREFIX_VEX_0FF0) }, |
8674 | { PREFIX_TABLE (PREFIX_VEX_0FF1) }, | |
8675 | { PREFIX_TABLE (PREFIX_VEX_0FF2) }, | |
8676 | { PREFIX_TABLE (PREFIX_VEX_0FF3) }, | |
8677 | { PREFIX_TABLE (PREFIX_VEX_0FF4) }, | |
8678 | { PREFIX_TABLE (PREFIX_VEX_0FF5) }, | |
8679 | { PREFIX_TABLE (PREFIX_VEX_0FF6) }, | |
8680 | { PREFIX_TABLE (PREFIX_VEX_0FF7) }, | |
c0f3af97 | 8681 | /* f8 */ |
592a252b L |
8682 | { PREFIX_TABLE (PREFIX_VEX_0FF8) }, |
8683 | { PREFIX_TABLE (PREFIX_VEX_0FF9) }, | |
8684 | { PREFIX_TABLE (PREFIX_VEX_0FFA) }, | |
8685 | { PREFIX_TABLE (PREFIX_VEX_0FFB) }, | |
8686 | { PREFIX_TABLE (PREFIX_VEX_0FFC) }, | |
8687 | { PREFIX_TABLE (PREFIX_VEX_0FFD) }, | |
8688 | { PREFIX_TABLE (PREFIX_VEX_0FFE) }, | |
592d1631 | 8689 | { Bad_Opcode }, |
c0f3af97 L |
8690 | }, |
8691 | /* VEX_0F38 */ | |
8692 | { | |
8693 | /* 00 */ | |
592a252b L |
8694 | { PREFIX_TABLE (PREFIX_VEX_0F3800) }, |
8695 | { PREFIX_TABLE (PREFIX_VEX_0F3801) }, | |
8696 | { PREFIX_TABLE (PREFIX_VEX_0F3802) }, | |
8697 | { PREFIX_TABLE (PREFIX_VEX_0F3803) }, | |
8698 | { PREFIX_TABLE (PREFIX_VEX_0F3804) }, | |
8699 | { PREFIX_TABLE (PREFIX_VEX_0F3805) }, | |
8700 | { PREFIX_TABLE (PREFIX_VEX_0F3806) }, | |
8701 | { PREFIX_TABLE (PREFIX_VEX_0F3807) }, | |
c0f3af97 | 8702 | /* 08 */ |
592a252b L |
8703 | { PREFIX_TABLE (PREFIX_VEX_0F3808) }, |
8704 | { PREFIX_TABLE (PREFIX_VEX_0F3809) }, | |
8705 | { PREFIX_TABLE (PREFIX_VEX_0F380A) }, | |
8706 | { PREFIX_TABLE (PREFIX_VEX_0F380B) }, | |
8707 | { PREFIX_TABLE (PREFIX_VEX_0F380C) }, | |
8708 | { PREFIX_TABLE (PREFIX_VEX_0F380D) }, | |
8709 | { PREFIX_TABLE (PREFIX_VEX_0F380E) }, | |
8710 | { PREFIX_TABLE (PREFIX_VEX_0F380F) }, | |
c0f3af97 | 8711 | /* 10 */ |
592d1631 L |
8712 | { Bad_Opcode }, |
8713 | { Bad_Opcode }, | |
8714 | { Bad_Opcode }, | |
592a252b | 8715 | { PREFIX_TABLE (PREFIX_VEX_0F3813) }, |
592d1631 L |
8716 | { Bad_Opcode }, |
8717 | { Bad_Opcode }, | |
6c30d220 | 8718 | { PREFIX_TABLE (PREFIX_VEX_0F3816) }, |
592a252b | 8719 | { PREFIX_TABLE (PREFIX_VEX_0F3817) }, |
c0f3af97 | 8720 | /* 18 */ |
592a252b L |
8721 | { PREFIX_TABLE (PREFIX_VEX_0F3818) }, |
8722 | { PREFIX_TABLE (PREFIX_VEX_0F3819) }, | |
8723 | { PREFIX_TABLE (PREFIX_VEX_0F381A) }, | |
592d1631 | 8724 | { Bad_Opcode }, |
592a252b L |
8725 | { PREFIX_TABLE (PREFIX_VEX_0F381C) }, |
8726 | { PREFIX_TABLE (PREFIX_VEX_0F381D) }, | |
8727 | { PREFIX_TABLE (PREFIX_VEX_0F381E) }, | |
592d1631 | 8728 | { Bad_Opcode }, |
c0f3af97 | 8729 | /* 20 */ |
592a252b L |
8730 | { PREFIX_TABLE (PREFIX_VEX_0F3820) }, |
8731 | { PREFIX_TABLE (PREFIX_VEX_0F3821) }, | |
8732 | { PREFIX_TABLE (PREFIX_VEX_0F3822) }, | |
8733 | { PREFIX_TABLE (PREFIX_VEX_0F3823) }, | |
8734 | { PREFIX_TABLE (PREFIX_VEX_0F3824) }, | |
8735 | { PREFIX_TABLE (PREFIX_VEX_0F3825) }, | |
592d1631 L |
8736 | { Bad_Opcode }, |
8737 | { Bad_Opcode }, | |
c0f3af97 | 8738 | /* 28 */ |
592a252b L |
8739 | { PREFIX_TABLE (PREFIX_VEX_0F3828) }, |
8740 | { PREFIX_TABLE (PREFIX_VEX_0F3829) }, | |
8741 | { PREFIX_TABLE (PREFIX_VEX_0F382A) }, | |
8742 | { PREFIX_TABLE (PREFIX_VEX_0F382B) }, | |
8743 | { PREFIX_TABLE (PREFIX_VEX_0F382C) }, | |
8744 | { PREFIX_TABLE (PREFIX_VEX_0F382D) }, | |
8745 | { PREFIX_TABLE (PREFIX_VEX_0F382E) }, | |
8746 | { PREFIX_TABLE (PREFIX_VEX_0F382F) }, | |
c0f3af97 | 8747 | /* 30 */ |
592a252b L |
8748 | { PREFIX_TABLE (PREFIX_VEX_0F3830) }, |
8749 | { PREFIX_TABLE (PREFIX_VEX_0F3831) }, | |
8750 | { PREFIX_TABLE (PREFIX_VEX_0F3832) }, | |
8751 | { PREFIX_TABLE (PREFIX_VEX_0F3833) }, | |
8752 | { PREFIX_TABLE (PREFIX_VEX_0F3834) }, | |
8753 | { PREFIX_TABLE (PREFIX_VEX_0F3835) }, | |
6c30d220 | 8754 | { PREFIX_TABLE (PREFIX_VEX_0F3836) }, |
592a252b | 8755 | { PREFIX_TABLE (PREFIX_VEX_0F3837) }, |
c0f3af97 | 8756 | /* 38 */ |
592a252b L |
8757 | { PREFIX_TABLE (PREFIX_VEX_0F3838) }, |
8758 | { PREFIX_TABLE (PREFIX_VEX_0F3839) }, | |
8759 | { PREFIX_TABLE (PREFIX_VEX_0F383A) }, | |
8760 | { PREFIX_TABLE (PREFIX_VEX_0F383B) }, | |
8761 | { PREFIX_TABLE (PREFIX_VEX_0F383C) }, | |
8762 | { PREFIX_TABLE (PREFIX_VEX_0F383D) }, | |
8763 | { PREFIX_TABLE (PREFIX_VEX_0F383E) }, | |
8764 | { PREFIX_TABLE (PREFIX_VEX_0F383F) }, | |
c0f3af97 | 8765 | /* 40 */ |
592a252b L |
8766 | { PREFIX_TABLE (PREFIX_VEX_0F3840) }, |
8767 | { PREFIX_TABLE (PREFIX_VEX_0F3841) }, | |
592d1631 L |
8768 | { Bad_Opcode }, |
8769 | { Bad_Opcode }, | |
8770 | { Bad_Opcode }, | |
6c30d220 L |
8771 | { PREFIX_TABLE (PREFIX_VEX_0F3845) }, |
8772 | { PREFIX_TABLE (PREFIX_VEX_0F3846) }, | |
8773 | { PREFIX_TABLE (PREFIX_VEX_0F3847) }, | |
c0f3af97 | 8774 | /* 48 */ |
592d1631 L |
8775 | { Bad_Opcode }, |
8776 | { Bad_Opcode }, | |
8777 | { Bad_Opcode }, | |
8778 | { Bad_Opcode }, | |
8779 | { Bad_Opcode }, | |
8780 | { Bad_Opcode }, | |
8781 | { Bad_Opcode }, | |
8782 | { Bad_Opcode }, | |
c0f3af97 | 8783 | /* 50 */ |
592d1631 L |
8784 | { Bad_Opcode }, |
8785 | { Bad_Opcode }, | |
8786 | { Bad_Opcode }, | |
8787 | { Bad_Opcode }, | |
8788 | { Bad_Opcode }, | |
8789 | { Bad_Opcode }, | |
8790 | { Bad_Opcode }, | |
8791 | { Bad_Opcode }, | |
c0f3af97 | 8792 | /* 58 */ |
6c30d220 L |
8793 | { PREFIX_TABLE (PREFIX_VEX_0F3858) }, |
8794 | { PREFIX_TABLE (PREFIX_VEX_0F3859) }, | |
8795 | { PREFIX_TABLE (PREFIX_VEX_0F385A) }, | |
592d1631 L |
8796 | { Bad_Opcode }, |
8797 | { Bad_Opcode }, | |
8798 | { Bad_Opcode }, | |
8799 | { Bad_Opcode }, | |
8800 | { Bad_Opcode }, | |
c0f3af97 | 8801 | /* 60 */ |
592d1631 L |
8802 | { Bad_Opcode }, |
8803 | { Bad_Opcode }, | |
8804 | { Bad_Opcode }, | |
8805 | { Bad_Opcode }, | |
8806 | { Bad_Opcode }, | |
8807 | { Bad_Opcode }, | |
8808 | { Bad_Opcode }, | |
8809 | { Bad_Opcode }, | |
c0f3af97 | 8810 | /* 68 */ |
592d1631 L |
8811 | { Bad_Opcode }, |
8812 | { Bad_Opcode }, | |
8813 | { Bad_Opcode }, | |
8814 | { Bad_Opcode }, | |
8815 | { Bad_Opcode }, | |
8816 | { Bad_Opcode }, | |
8817 | { Bad_Opcode }, | |
8818 | { Bad_Opcode }, | |
c0f3af97 | 8819 | /* 70 */ |
592d1631 L |
8820 | { Bad_Opcode }, |
8821 | { Bad_Opcode }, | |
8822 | { Bad_Opcode }, | |
8823 | { Bad_Opcode }, | |
8824 | { Bad_Opcode }, | |
8825 | { Bad_Opcode }, | |
8826 | { Bad_Opcode }, | |
8827 | { Bad_Opcode }, | |
c0f3af97 | 8828 | /* 78 */ |
6c30d220 L |
8829 | { PREFIX_TABLE (PREFIX_VEX_0F3878) }, |
8830 | { PREFIX_TABLE (PREFIX_VEX_0F3879) }, | |
592d1631 L |
8831 | { Bad_Opcode }, |
8832 | { Bad_Opcode }, | |
8833 | { Bad_Opcode }, | |
8834 | { Bad_Opcode }, | |
8835 | { Bad_Opcode }, | |
8836 | { Bad_Opcode }, | |
c0f3af97 | 8837 | /* 80 */ |
592d1631 L |
8838 | { Bad_Opcode }, |
8839 | { Bad_Opcode }, | |
8840 | { Bad_Opcode }, | |
8841 | { Bad_Opcode }, | |
8842 | { Bad_Opcode }, | |
8843 | { Bad_Opcode }, | |
8844 | { Bad_Opcode }, | |
8845 | { Bad_Opcode }, | |
c0f3af97 | 8846 | /* 88 */ |
592d1631 L |
8847 | { Bad_Opcode }, |
8848 | { Bad_Opcode }, | |
8849 | { Bad_Opcode }, | |
8850 | { Bad_Opcode }, | |
6c30d220 | 8851 | { PREFIX_TABLE (PREFIX_VEX_0F388C) }, |
592d1631 | 8852 | { Bad_Opcode }, |
6c30d220 | 8853 | { PREFIX_TABLE (PREFIX_VEX_0F388E) }, |
592d1631 | 8854 | { Bad_Opcode }, |
c0f3af97 | 8855 | /* 90 */ |
6c30d220 L |
8856 | { PREFIX_TABLE (PREFIX_VEX_0F3890) }, |
8857 | { PREFIX_TABLE (PREFIX_VEX_0F3891) }, | |
8858 | { PREFIX_TABLE (PREFIX_VEX_0F3892) }, | |
8859 | { PREFIX_TABLE (PREFIX_VEX_0F3893) }, | |
592d1631 L |
8860 | { Bad_Opcode }, |
8861 | { Bad_Opcode }, | |
592a252b L |
8862 | { PREFIX_TABLE (PREFIX_VEX_0F3896) }, |
8863 | { PREFIX_TABLE (PREFIX_VEX_0F3897) }, | |
c0f3af97 | 8864 | /* 98 */ |
592a252b L |
8865 | { PREFIX_TABLE (PREFIX_VEX_0F3898) }, |
8866 | { PREFIX_TABLE (PREFIX_VEX_0F3899) }, | |
8867 | { PREFIX_TABLE (PREFIX_VEX_0F389A) }, | |
8868 | { PREFIX_TABLE (PREFIX_VEX_0F389B) }, | |
8869 | { PREFIX_TABLE (PREFIX_VEX_0F389C) }, | |
8870 | { PREFIX_TABLE (PREFIX_VEX_0F389D) }, | |
8871 | { PREFIX_TABLE (PREFIX_VEX_0F389E) }, | |
8872 | { PREFIX_TABLE (PREFIX_VEX_0F389F) }, | |
c0f3af97 | 8873 | /* a0 */ |
592d1631 L |
8874 | { Bad_Opcode }, |
8875 | { Bad_Opcode }, | |
8876 | { Bad_Opcode }, | |
8877 | { Bad_Opcode }, | |
8878 | { Bad_Opcode }, | |
8879 | { Bad_Opcode }, | |
592a252b L |
8880 | { PREFIX_TABLE (PREFIX_VEX_0F38A6) }, |
8881 | { PREFIX_TABLE (PREFIX_VEX_0F38A7) }, | |
c0f3af97 | 8882 | /* a8 */ |
592a252b L |
8883 | { PREFIX_TABLE (PREFIX_VEX_0F38A8) }, |
8884 | { PREFIX_TABLE (PREFIX_VEX_0F38A9) }, | |
8885 | { PREFIX_TABLE (PREFIX_VEX_0F38AA) }, | |
8886 | { PREFIX_TABLE (PREFIX_VEX_0F38AB) }, | |
8887 | { PREFIX_TABLE (PREFIX_VEX_0F38AC) }, | |
8888 | { PREFIX_TABLE (PREFIX_VEX_0F38AD) }, | |
8889 | { PREFIX_TABLE (PREFIX_VEX_0F38AE) }, | |
8890 | { PREFIX_TABLE (PREFIX_VEX_0F38AF) }, | |
c0f3af97 | 8891 | /* b0 */ |
592d1631 L |
8892 | { Bad_Opcode }, |
8893 | { Bad_Opcode }, | |
8894 | { Bad_Opcode }, | |
8895 | { Bad_Opcode }, | |
8896 | { Bad_Opcode }, | |
8897 | { Bad_Opcode }, | |
592a252b L |
8898 | { PREFIX_TABLE (PREFIX_VEX_0F38B6) }, |
8899 | { PREFIX_TABLE (PREFIX_VEX_0F38B7) }, | |
c0f3af97 | 8900 | /* b8 */ |
592a252b L |
8901 | { PREFIX_TABLE (PREFIX_VEX_0F38B8) }, |
8902 | { PREFIX_TABLE (PREFIX_VEX_0F38B9) }, | |
8903 | { PREFIX_TABLE (PREFIX_VEX_0F38BA) }, | |
8904 | { PREFIX_TABLE (PREFIX_VEX_0F38BB) }, | |
8905 | { PREFIX_TABLE (PREFIX_VEX_0F38BC) }, | |
8906 | { PREFIX_TABLE (PREFIX_VEX_0F38BD) }, | |
8907 | { PREFIX_TABLE (PREFIX_VEX_0F38BE) }, | |
8908 | { PREFIX_TABLE (PREFIX_VEX_0F38BF) }, | |
c0f3af97 | 8909 | /* c0 */ |
592d1631 L |
8910 | { Bad_Opcode }, |
8911 | { Bad_Opcode }, | |
8912 | { Bad_Opcode }, | |
8913 | { Bad_Opcode }, | |
8914 | { Bad_Opcode }, | |
8915 | { Bad_Opcode }, | |
8916 | { Bad_Opcode }, | |
8917 | { Bad_Opcode }, | |
c0f3af97 | 8918 | /* c8 */ |
592d1631 L |
8919 | { Bad_Opcode }, |
8920 | { Bad_Opcode }, | |
8921 | { Bad_Opcode }, | |
8922 | { Bad_Opcode }, | |
8923 | { Bad_Opcode }, | |
8924 | { Bad_Opcode }, | |
8925 | { Bad_Opcode }, | |
48521003 | 8926 | { PREFIX_TABLE (PREFIX_VEX_0F38CF) }, |
c0f3af97 | 8927 | /* d0 */ |
592d1631 L |
8928 | { Bad_Opcode }, |
8929 | { Bad_Opcode }, | |
8930 | { Bad_Opcode }, | |
8931 | { Bad_Opcode }, | |
8932 | { Bad_Opcode }, | |
8933 | { Bad_Opcode }, | |
8934 | { Bad_Opcode }, | |
8935 | { Bad_Opcode }, | |
c0f3af97 | 8936 | /* d8 */ |
592d1631 L |
8937 | { Bad_Opcode }, |
8938 | { Bad_Opcode }, | |
8939 | { Bad_Opcode }, | |
592a252b L |
8940 | { PREFIX_TABLE (PREFIX_VEX_0F38DB) }, |
8941 | { PREFIX_TABLE (PREFIX_VEX_0F38DC) }, | |
8942 | { PREFIX_TABLE (PREFIX_VEX_0F38DD) }, | |
8943 | { PREFIX_TABLE (PREFIX_VEX_0F38DE) }, | |
8944 | { PREFIX_TABLE (PREFIX_VEX_0F38DF) }, | |
c0f3af97 | 8945 | /* e0 */ |
592d1631 L |
8946 | { Bad_Opcode }, |
8947 | { Bad_Opcode }, | |
8948 | { Bad_Opcode }, | |
8949 | { Bad_Opcode }, | |
8950 | { Bad_Opcode }, | |
8951 | { Bad_Opcode }, | |
8952 | { Bad_Opcode }, | |
8953 | { Bad_Opcode }, | |
c0f3af97 | 8954 | /* e8 */ |
592d1631 L |
8955 | { Bad_Opcode }, |
8956 | { Bad_Opcode }, | |
8957 | { Bad_Opcode }, | |
8958 | { Bad_Opcode }, | |
8959 | { Bad_Opcode }, | |
8960 | { Bad_Opcode }, | |
8961 | { Bad_Opcode }, | |
8962 | { Bad_Opcode }, | |
c0f3af97 | 8963 | /* f0 */ |
592d1631 L |
8964 | { Bad_Opcode }, |
8965 | { Bad_Opcode }, | |
f12dc422 L |
8966 | { PREFIX_TABLE (PREFIX_VEX_0F38F2) }, |
8967 | { REG_TABLE (REG_VEX_0F38F3) }, | |
592d1631 | 8968 | { Bad_Opcode }, |
6c30d220 L |
8969 | { PREFIX_TABLE (PREFIX_VEX_0F38F5) }, |
8970 | { PREFIX_TABLE (PREFIX_VEX_0F38F6) }, | |
f12dc422 | 8971 | { PREFIX_TABLE (PREFIX_VEX_0F38F7) }, |
c0f3af97 | 8972 | /* f8 */ |
592d1631 L |
8973 | { Bad_Opcode }, |
8974 | { Bad_Opcode }, | |
8975 | { Bad_Opcode }, | |
8976 | { Bad_Opcode }, | |
8977 | { Bad_Opcode }, | |
8978 | { Bad_Opcode }, | |
8979 | { Bad_Opcode }, | |
8980 | { Bad_Opcode }, | |
c0f3af97 L |
8981 | }, |
8982 | /* VEX_0F3A */ | |
8983 | { | |
8984 | /* 00 */ | |
6c30d220 L |
8985 | { PREFIX_TABLE (PREFIX_VEX_0F3A00) }, |
8986 | { PREFIX_TABLE (PREFIX_VEX_0F3A01) }, | |
8987 | { PREFIX_TABLE (PREFIX_VEX_0F3A02) }, | |
592d1631 | 8988 | { Bad_Opcode }, |
592a252b L |
8989 | { PREFIX_TABLE (PREFIX_VEX_0F3A04) }, |
8990 | { PREFIX_TABLE (PREFIX_VEX_0F3A05) }, | |
8991 | { PREFIX_TABLE (PREFIX_VEX_0F3A06) }, | |
592d1631 | 8992 | { Bad_Opcode }, |
c0f3af97 | 8993 | /* 08 */ |
592a252b L |
8994 | { PREFIX_TABLE (PREFIX_VEX_0F3A08) }, |
8995 | { PREFIX_TABLE (PREFIX_VEX_0F3A09) }, | |
8996 | { PREFIX_TABLE (PREFIX_VEX_0F3A0A) }, | |
8997 | { PREFIX_TABLE (PREFIX_VEX_0F3A0B) }, | |
8998 | { PREFIX_TABLE (PREFIX_VEX_0F3A0C) }, | |
8999 | { PREFIX_TABLE (PREFIX_VEX_0F3A0D) }, | |
9000 | { PREFIX_TABLE (PREFIX_VEX_0F3A0E) }, | |
9001 | { PREFIX_TABLE (PREFIX_VEX_0F3A0F) }, | |
c0f3af97 | 9002 | /* 10 */ |
592d1631 L |
9003 | { Bad_Opcode }, |
9004 | { Bad_Opcode }, | |
9005 | { Bad_Opcode }, | |
9006 | { Bad_Opcode }, | |
592a252b L |
9007 | { PREFIX_TABLE (PREFIX_VEX_0F3A14) }, |
9008 | { PREFIX_TABLE (PREFIX_VEX_0F3A15) }, | |
9009 | { PREFIX_TABLE (PREFIX_VEX_0F3A16) }, | |
9010 | { PREFIX_TABLE (PREFIX_VEX_0F3A17) }, | |
c0f3af97 | 9011 | /* 18 */ |
592a252b L |
9012 | { PREFIX_TABLE (PREFIX_VEX_0F3A18) }, |
9013 | { PREFIX_TABLE (PREFIX_VEX_0F3A19) }, | |
592d1631 L |
9014 | { Bad_Opcode }, |
9015 | { Bad_Opcode }, | |
9016 | { Bad_Opcode }, | |
592a252b | 9017 | { PREFIX_TABLE (PREFIX_VEX_0F3A1D) }, |
592d1631 L |
9018 | { Bad_Opcode }, |
9019 | { Bad_Opcode }, | |
c0f3af97 | 9020 | /* 20 */ |
592a252b L |
9021 | { PREFIX_TABLE (PREFIX_VEX_0F3A20) }, |
9022 | { PREFIX_TABLE (PREFIX_VEX_0F3A21) }, | |
9023 | { PREFIX_TABLE (PREFIX_VEX_0F3A22) }, | |
592d1631 L |
9024 | { Bad_Opcode }, |
9025 | { Bad_Opcode }, | |
9026 | { Bad_Opcode }, | |
9027 | { Bad_Opcode }, | |
9028 | { Bad_Opcode }, | |
c0f3af97 | 9029 | /* 28 */ |
592d1631 L |
9030 | { Bad_Opcode }, |
9031 | { Bad_Opcode }, | |
9032 | { Bad_Opcode }, | |
9033 | { Bad_Opcode }, | |
9034 | { Bad_Opcode }, | |
9035 | { Bad_Opcode }, | |
9036 | { Bad_Opcode }, | |
9037 | { Bad_Opcode }, | |
c0f3af97 | 9038 | /* 30 */ |
43234a1e | 9039 | { PREFIX_TABLE (PREFIX_VEX_0F3A30) }, |
1ba585e8 | 9040 | { PREFIX_TABLE (PREFIX_VEX_0F3A31) }, |
43234a1e | 9041 | { PREFIX_TABLE (PREFIX_VEX_0F3A32) }, |
1ba585e8 | 9042 | { PREFIX_TABLE (PREFIX_VEX_0F3A33) }, |
592d1631 L |
9043 | { Bad_Opcode }, |
9044 | { Bad_Opcode }, | |
9045 | { Bad_Opcode }, | |
9046 | { Bad_Opcode }, | |
c0f3af97 | 9047 | /* 38 */ |
6c30d220 L |
9048 | { PREFIX_TABLE (PREFIX_VEX_0F3A38) }, |
9049 | { PREFIX_TABLE (PREFIX_VEX_0F3A39) }, | |
592d1631 L |
9050 | { Bad_Opcode }, |
9051 | { Bad_Opcode }, | |
9052 | { Bad_Opcode }, | |
9053 | { Bad_Opcode }, | |
9054 | { Bad_Opcode }, | |
9055 | { Bad_Opcode }, | |
c0f3af97 | 9056 | /* 40 */ |
592a252b L |
9057 | { PREFIX_TABLE (PREFIX_VEX_0F3A40) }, |
9058 | { PREFIX_TABLE (PREFIX_VEX_0F3A41) }, | |
9059 | { PREFIX_TABLE (PREFIX_VEX_0F3A42) }, | |
592d1631 | 9060 | { Bad_Opcode }, |
592a252b | 9061 | { PREFIX_TABLE (PREFIX_VEX_0F3A44) }, |
592d1631 | 9062 | { Bad_Opcode }, |
6c30d220 | 9063 | { PREFIX_TABLE (PREFIX_VEX_0F3A46) }, |
592d1631 | 9064 | { Bad_Opcode }, |
c0f3af97 | 9065 | /* 48 */ |
592a252b L |
9066 | { PREFIX_TABLE (PREFIX_VEX_0F3A48) }, |
9067 | { PREFIX_TABLE (PREFIX_VEX_0F3A49) }, | |
9068 | { PREFIX_TABLE (PREFIX_VEX_0F3A4A) }, | |
9069 | { PREFIX_TABLE (PREFIX_VEX_0F3A4B) }, | |
9070 | { PREFIX_TABLE (PREFIX_VEX_0F3A4C) }, | |
592d1631 L |
9071 | { Bad_Opcode }, |
9072 | { Bad_Opcode }, | |
9073 | { Bad_Opcode }, | |
c0f3af97 | 9074 | /* 50 */ |
592d1631 L |
9075 | { Bad_Opcode }, |
9076 | { Bad_Opcode }, | |
9077 | { Bad_Opcode }, | |
9078 | { Bad_Opcode }, | |
9079 | { Bad_Opcode }, | |
9080 | { Bad_Opcode }, | |
9081 | { Bad_Opcode }, | |
9082 | { Bad_Opcode }, | |
c0f3af97 | 9083 | /* 58 */ |
592d1631 L |
9084 | { Bad_Opcode }, |
9085 | { Bad_Opcode }, | |
9086 | { Bad_Opcode }, | |
9087 | { Bad_Opcode }, | |
592a252b L |
9088 | { PREFIX_TABLE (PREFIX_VEX_0F3A5C) }, |
9089 | { PREFIX_TABLE (PREFIX_VEX_0F3A5D) }, | |
9090 | { PREFIX_TABLE (PREFIX_VEX_0F3A5E) }, | |
9091 | { PREFIX_TABLE (PREFIX_VEX_0F3A5F) }, | |
c0f3af97 | 9092 | /* 60 */ |
592a252b L |
9093 | { PREFIX_TABLE (PREFIX_VEX_0F3A60) }, |
9094 | { PREFIX_TABLE (PREFIX_VEX_0F3A61) }, | |
9095 | { PREFIX_TABLE (PREFIX_VEX_0F3A62) }, | |
9096 | { PREFIX_TABLE (PREFIX_VEX_0F3A63) }, | |
592d1631 L |
9097 | { Bad_Opcode }, |
9098 | { Bad_Opcode }, | |
9099 | { Bad_Opcode }, | |
9100 | { Bad_Opcode }, | |
c0f3af97 | 9101 | /* 68 */ |
592a252b L |
9102 | { PREFIX_TABLE (PREFIX_VEX_0F3A68) }, |
9103 | { PREFIX_TABLE (PREFIX_VEX_0F3A69) }, | |
9104 | { PREFIX_TABLE (PREFIX_VEX_0F3A6A) }, | |
9105 | { PREFIX_TABLE (PREFIX_VEX_0F3A6B) }, | |
9106 | { PREFIX_TABLE (PREFIX_VEX_0F3A6C) }, | |
9107 | { PREFIX_TABLE (PREFIX_VEX_0F3A6D) }, | |
9108 | { PREFIX_TABLE (PREFIX_VEX_0F3A6E) }, | |
9109 | { PREFIX_TABLE (PREFIX_VEX_0F3A6F) }, | |
c0f3af97 | 9110 | /* 70 */ |
592d1631 L |
9111 | { Bad_Opcode }, |
9112 | { Bad_Opcode }, | |
9113 | { Bad_Opcode }, | |
9114 | { Bad_Opcode }, | |
9115 | { Bad_Opcode }, | |
9116 | { Bad_Opcode }, | |
9117 | { Bad_Opcode }, | |
9118 | { Bad_Opcode }, | |
c0f3af97 | 9119 | /* 78 */ |
592a252b L |
9120 | { PREFIX_TABLE (PREFIX_VEX_0F3A78) }, |
9121 | { PREFIX_TABLE (PREFIX_VEX_0F3A79) }, | |
9122 | { PREFIX_TABLE (PREFIX_VEX_0F3A7A) }, | |
9123 | { PREFIX_TABLE (PREFIX_VEX_0F3A7B) }, | |
9124 | { PREFIX_TABLE (PREFIX_VEX_0F3A7C) }, | |
9125 | { PREFIX_TABLE (PREFIX_VEX_0F3A7D) }, | |
9126 | { PREFIX_TABLE (PREFIX_VEX_0F3A7E) }, | |
9127 | { PREFIX_TABLE (PREFIX_VEX_0F3A7F) }, | |
c0f3af97 | 9128 | /* 80 */ |
592d1631 L |
9129 | { Bad_Opcode }, |
9130 | { Bad_Opcode }, | |
9131 | { Bad_Opcode }, | |
9132 | { Bad_Opcode }, | |
9133 | { Bad_Opcode }, | |
9134 | { Bad_Opcode }, | |
9135 | { Bad_Opcode }, | |
9136 | { Bad_Opcode }, | |
c0f3af97 | 9137 | /* 88 */ |
592d1631 L |
9138 | { Bad_Opcode }, |
9139 | { Bad_Opcode }, | |
9140 | { Bad_Opcode }, | |
9141 | { Bad_Opcode }, | |
9142 | { Bad_Opcode }, | |
9143 | { Bad_Opcode }, | |
9144 | { Bad_Opcode }, | |
9145 | { Bad_Opcode }, | |
c0f3af97 | 9146 | /* 90 */ |
592d1631 L |
9147 | { Bad_Opcode }, |
9148 | { Bad_Opcode }, | |
9149 | { Bad_Opcode }, | |
9150 | { Bad_Opcode }, | |
9151 | { Bad_Opcode }, | |
9152 | { Bad_Opcode }, | |
9153 | { Bad_Opcode }, | |
9154 | { Bad_Opcode }, | |
c0f3af97 | 9155 | /* 98 */ |
592d1631 L |
9156 | { Bad_Opcode }, |
9157 | { Bad_Opcode }, | |
9158 | { Bad_Opcode }, | |
9159 | { Bad_Opcode }, | |
9160 | { Bad_Opcode }, | |
9161 | { Bad_Opcode }, | |
9162 | { Bad_Opcode }, | |
9163 | { Bad_Opcode }, | |
c0f3af97 | 9164 | /* a0 */ |
592d1631 L |
9165 | { Bad_Opcode }, |
9166 | { Bad_Opcode }, | |
9167 | { Bad_Opcode }, | |
9168 | { Bad_Opcode }, | |
9169 | { Bad_Opcode }, | |
9170 | { Bad_Opcode }, | |
9171 | { Bad_Opcode }, | |
9172 | { Bad_Opcode }, | |
c0f3af97 | 9173 | /* a8 */ |
592d1631 L |
9174 | { Bad_Opcode }, |
9175 | { Bad_Opcode }, | |
9176 | { Bad_Opcode }, | |
9177 | { Bad_Opcode }, | |
9178 | { Bad_Opcode }, | |
9179 | { Bad_Opcode }, | |
9180 | { Bad_Opcode }, | |
9181 | { Bad_Opcode }, | |
c0f3af97 | 9182 | /* b0 */ |
592d1631 L |
9183 | { Bad_Opcode }, |
9184 | { Bad_Opcode }, | |
9185 | { Bad_Opcode }, | |
9186 | { Bad_Opcode }, | |
9187 | { Bad_Opcode }, | |
9188 | { Bad_Opcode }, | |
9189 | { Bad_Opcode }, | |
9190 | { Bad_Opcode }, | |
c0f3af97 | 9191 | /* b8 */ |
592d1631 L |
9192 | { Bad_Opcode }, |
9193 | { Bad_Opcode }, | |
9194 | { Bad_Opcode }, | |
9195 | { Bad_Opcode }, | |
9196 | { Bad_Opcode }, | |
9197 | { Bad_Opcode }, | |
9198 | { Bad_Opcode }, | |
9199 | { Bad_Opcode }, | |
c0f3af97 | 9200 | /* c0 */ |
592d1631 L |
9201 | { Bad_Opcode }, |
9202 | { Bad_Opcode }, | |
9203 | { Bad_Opcode }, | |
9204 | { Bad_Opcode }, | |
9205 | { Bad_Opcode }, | |
9206 | { Bad_Opcode }, | |
9207 | { Bad_Opcode }, | |
9208 | { Bad_Opcode }, | |
c0f3af97 | 9209 | /* c8 */ |
592d1631 L |
9210 | { Bad_Opcode }, |
9211 | { Bad_Opcode }, | |
9212 | { Bad_Opcode }, | |
9213 | { Bad_Opcode }, | |
9214 | { Bad_Opcode }, | |
9215 | { Bad_Opcode }, | |
48521003 IT |
9216 | { PREFIX_TABLE(PREFIX_VEX_0F3ACE) }, |
9217 | { PREFIX_TABLE(PREFIX_VEX_0F3ACF) }, | |
c0f3af97 | 9218 | /* d0 */ |
592d1631 L |
9219 | { Bad_Opcode }, |
9220 | { Bad_Opcode }, | |
9221 | { Bad_Opcode }, | |
9222 | { Bad_Opcode }, | |
9223 | { Bad_Opcode }, | |
9224 | { Bad_Opcode }, | |
9225 | { Bad_Opcode }, | |
9226 | { Bad_Opcode }, | |
c0f3af97 | 9227 | /* d8 */ |
592d1631 L |
9228 | { Bad_Opcode }, |
9229 | { Bad_Opcode }, | |
9230 | { Bad_Opcode }, | |
9231 | { Bad_Opcode }, | |
9232 | { Bad_Opcode }, | |
9233 | { Bad_Opcode }, | |
9234 | { Bad_Opcode }, | |
592a252b | 9235 | { PREFIX_TABLE (PREFIX_VEX_0F3ADF) }, |
c0f3af97 | 9236 | /* e0 */ |
592d1631 L |
9237 | { Bad_Opcode }, |
9238 | { Bad_Opcode }, | |
9239 | { Bad_Opcode }, | |
9240 | { Bad_Opcode }, | |
9241 | { Bad_Opcode }, | |
9242 | { Bad_Opcode }, | |
9243 | { Bad_Opcode }, | |
9244 | { Bad_Opcode }, | |
c0f3af97 | 9245 | /* e8 */ |
592d1631 L |
9246 | { Bad_Opcode }, |
9247 | { Bad_Opcode }, | |
9248 | { Bad_Opcode }, | |
9249 | { Bad_Opcode }, | |
9250 | { Bad_Opcode }, | |
9251 | { Bad_Opcode }, | |
9252 | { Bad_Opcode }, | |
9253 | { Bad_Opcode }, | |
c0f3af97 | 9254 | /* f0 */ |
6c30d220 | 9255 | { PREFIX_TABLE (PREFIX_VEX_0F3AF0) }, |
592d1631 L |
9256 | { Bad_Opcode }, |
9257 | { Bad_Opcode }, | |
9258 | { Bad_Opcode }, | |
9259 | { Bad_Opcode }, | |
9260 | { Bad_Opcode }, | |
9261 | { Bad_Opcode }, | |
9262 | { Bad_Opcode }, | |
c0f3af97 | 9263 | /* f8 */ |
592d1631 L |
9264 | { Bad_Opcode }, |
9265 | { Bad_Opcode }, | |
9266 | { Bad_Opcode }, | |
9267 | { Bad_Opcode }, | |
9268 | { Bad_Opcode }, | |
9269 | { Bad_Opcode }, | |
9270 | { Bad_Opcode }, | |
9271 | { Bad_Opcode }, | |
c0f3af97 L |
9272 | }, |
9273 | }; | |
9274 | ||
43234a1e | 9275 | #include "i386-dis-evex.h" |
ad692897 | 9276 | |
c0f3af97 | 9277 | static const struct dis386 vex_len_table[][2] = { |
18897deb | 9278 | /* VEX_LEN_0F12_P_0_M_0 / VEX_LEN_0F12_P_2_M_0 */ |
c0f3af97 | 9279 | { |
18897deb | 9280 | { "vmovlpX", { XM, Vex128, EXq }, 0 }, |
c0f3af97 L |
9281 | }, |
9282 | ||
592a252b | 9283 | /* VEX_LEN_0F12_P_0_M_1 */ |
c0f3af97 | 9284 | { |
ec6f095a | 9285 | { "vmovhlps", { XM, Vex128, EXq }, 0 }, |
c0f3af97 L |
9286 | }, |
9287 | ||
592a252b | 9288 | /* VEX_LEN_0F13_M_0 */ |
c0f3af97 | 9289 | { |
bf926894 | 9290 | { "vmovlpX", { EXq, XM }, PREFIX_OPCODE }, |
c0f3af97 L |
9291 | }, |
9292 | ||
18897deb | 9293 | /* VEX_LEN_0F16_P_0_M_0 / VEX_LEN_0F16_P_2_M_0 */ |
c0f3af97 | 9294 | { |
18897deb | 9295 | { "vmovhpX", { XM, Vex128, EXq }, 0 }, |
c0f3af97 L |
9296 | }, |
9297 | ||
592a252b | 9298 | /* VEX_LEN_0F16_P_0_M_1 */ |
c0f3af97 | 9299 | { |
ec6f095a | 9300 | { "vmovlhps", { XM, Vex128, EXq }, 0 }, |
c0f3af97 L |
9301 | }, |
9302 | ||
592a252b | 9303 | /* VEX_LEN_0F17_M_0 */ |
c0f3af97 | 9304 | { |
bf926894 | 9305 | { "vmovhpX", { EXq, XM }, PREFIX_OPCODE }, |
c0f3af97 L |
9306 | }, |
9307 | ||
43234a1e L |
9308 | /* VEX_LEN_0F41_P_0 */ |
9309 | { | |
9310 | { Bad_Opcode }, | |
9311 | { VEX_W_TABLE (VEX_W_0F41_P_0_LEN_1) }, | |
9312 | }, | |
1ba585e8 IT |
9313 | /* VEX_LEN_0F41_P_2 */ |
9314 | { | |
9315 | { Bad_Opcode }, | |
9316 | { VEX_W_TABLE (VEX_W_0F41_P_2_LEN_1) }, | |
9317 | }, | |
43234a1e L |
9318 | /* VEX_LEN_0F42_P_0 */ |
9319 | { | |
9320 | { Bad_Opcode }, | |
9321 | { VEX_W_TABLE (VEX_W_0F42_P_0_LEN_1) }, | |
9322 | }, | |
1ba585e8 IT |
9323 | /* VEX_LEN_0F42_P_2 */ |
9324 | { | |
9325 | { Bad_Opcode }, | |
9326 | { VEX_W_TABLE (VEX_W_0F42_P_2_LEN_1) }, | |
9327 | }, | |
43234a1e L |
9328 | /* VEX_LEN_0F44_P_0 */ |
9329 | { | |
9330 | { VEX_W_TABLE (VEX_W_0F44_P_0_LEN_0) }, | |
9331 | }, | |
1ba585e8 IT |
9332 | /* VEX_LEN_0F44_P_2 */ |
9333 | { | |
9334 | { VEX_W_TABLE (VEX_W_0F44_P_2_LEN_0) }, | |
9335 | }, | |
43234a1e L |
9336 | /* VEX_LEN_0F45_P_0 */ |
9337 | { | |
9338 | { Bad_Opcode }, | |
9339 | { VEX_W_TABLE (VEX_W_0F45_P_0_LEN_1) }, | |
9340 | }, | |
1ba585e8 IT |
9341 | /* VEX_LEN_0F45_P_2 */ |
9342 | { | |
9343 | { Bad_Opcode }, | |
9344 | { VEX_W_TABLE (VEX_W_0F45_P_2_LEN_1) }, | |
9345 | }, | |
43234a1e L |
9346 | /* VEX_LEN_0F46_P_0 */ |
9347 | { | |
9348 | { Bad_Opcode }, | |
9349 | { VEX_W_TABLE (VEX_W_0F46_P_0_LEN_1) }, | |
9350 | }, | |
1ba585e8 IT |
9351 | /* VEX_LEN_0F46_P_2 */ |
9352 | { | |
9353 | { Bad_Opcode }, | |
9354 | { VEX_W_TABLE (VEX_W_0F46_P_2_LEN_1) }, | |
9355 | }, | |
43234a1e L |
9356 | /* VEX_LEN_0F47_P_0 */ |
9357 | { | |
9358 | { Bad_Opcode }, | |
9359 | { VEX_W_TABLE (VEX_W_0F47_P_0_LEN_1) }, | |
9360 | }, | |
1ba585e8 IT |
9361 | /* VEX_LEN_0F47_P_2 */ |
9362 | { | |
9363 | { Bad_Opcode }, | |
9364 | { VEX_W_TABLE (VEX_W_0F47_P_2_LEN_1) }, | |
9365 | }, | |
9366 | /* VEX_LEN_0F4A_P_0 */ | |
9367 | { | |
9368 | { Bad_Opcode }, | |
9369 | { VEX_W_TABLE (VEX_W_0F4A_P_0_LEN_1) }, | |
9370 | }, | |
9371 | /* VEX_LEN_0F4A_P_2 */ | |
9372 | { | |
9373 | { Bad_Opcode }, | |
9374 | { VEX_W_TABLE (VEX_W_0F4A_P_2_LEN_1) }, | |
9375 | }, | |
9376 | /* VEX_LEN_0F4B_P_0 */ | |
9377 | { | |
9378 | { Bad_Opcode }, | |
9379 | { VEX_W_TABLE (VEX_W_0F4B_P_0_LEN_1) }, | |
9380 | }, | |
43234a1e L |
9381 | /* VEX_LEN_0F4B_P_2 */ |
9382 | { | |
9383 | { Bad_Opcode }, | |
9384 | { VEX_W_TABLE (VEX_W_0F4B_P_2_LEN_1) }, | |
9385 | }, | |
9386 | ||
ec6f095a | 9387 | /* VEX_LEN_0F6E_P_2 */ |
c0f3af97 | 9388 | { |
ec6f095a | 9389 | { "vmovK", { XMScalar, Edq }, 0 }, |
c0f3af97 L |
9390 | }, |
9391 | ||
ec6f095a | 9392 | /* VEX_LEN_0F77_P_1 */ |
c0f3af97 | 9393 | { |
ec6f095a L |
9394 | { "vzeroupper", { XX }, 0 }, |
9395 | { "vzeroall", { XX }, 0 }, | |
c0f3af97 L |
9396 | }, |
9397 | ||
ec6f095a | 9398 | /* VEX_LEN_0F7E_P_1 */ |
c0f3af97 | 9399 | { |
5b872f7d | 9400 | { "vmovq", { XMScalar, EXxmm_mq }, 0 }, |
c0f3af97 L |
9401 | }, |
9402 | ||
ec6f095a | 9403 | /* VEX_LEN_0F7E_P_2 */ |
c0f3af97 | 9404 | { |
ec6f095a | 9405 | { "vmovK", { Edq, XMScalar }, 0 }, |
c0f3af97 L |
9406 | }, |
9407 | ||
ec6f095a | 9408 | /* VEX_LEN_0F90_P_0 */ |
c0f3af97 | 9409 | { |
ec6f095a | 9410 | { VEX_W_TABLE (VEX_W_0F90_P_0_LEN_0) }, |
c0f3af97 L |
9411 | }, |
9412 | ||
ec6f095a | 9413 | /* VEX_LEN_0F90_P_2 */ |
c0f3af97 | 9414 | { |
ec6f095a | 9415 | { VEX_W_TABLE (VEX_W_0F90_P_2_LEN_0) }, |
c0f3af97 L |
9416 | }, |
9417 | ||
ec6f095a | 9418 | /* VEX_LEN_0F91_P_0 */ |
c0f3af97 | 9419 | { |
ec6f095a | 9420 | { VEX_W_TABLE (VEX_W_0F91_P_0_LEN_0) }, |
c0f3af97 L |
9421 | }, |
9422 | ||
ec6f095a | 9423 | /* VEX_LEN_0F91_P_2 */ |
c0f3af97 | 9424 | { |
ec6f095a | 9425 | { VEX_W_TABLE (VEX_W_0F91_P_2_LEN_0) }, |
c0f3af97 L |
9426 | }, |
9427 | ||
ec6f095a | 9428 | /* VEX_LEN_0F92_P_0 */ |
c0f3af97 | 9429 | { |
ec6f095a | 9430 | { VEX_W_TABLE (VEX_W_0F92_P_0_LEN_0) }, |
c0f3af97 L |
9431 | }, |
9432 | ||
ec6f095a | 9433 | /* VEX_LEN_0F92_P_2 */ |
c0f3af97 | 9434 | { |
ec6f095a | 9435 | { VEX_W_TABLE (VEX_W_0F92_P_2_LEN_0) }, |
c0f3af97 L |
9436 | }, |
9437 | ||
ec6f095a | 9438 | /* VEX_LEN_0F92_P_3 */ |
c0f3af97 | 9439 | { |
58a211d2 | 9440 | { MOD_TABLE (MOD_VEX_0F92_P_3_LEN_0) }, |
c0f3af97 L |
9441 | }, |
9442 | ||
ec6f095a | 9443 | /* VEX_LEN_0F93_P_0 */ |
c0f3af97 | 9444 | { |
ec6f095a | 9445 | { VEX_W_TABLE (VEX_W_0F93_P_0_LEN_0) }, |
c0f3af97 L |
9446 | }, |
9447 | ||
ec6f095a | 9448 | /* VEX_LEN_0F93_P_2 */ |
c0f3af97 | 9449 | { |
ec6f095a | 9450 | { VEX_W_TABLE (VEX_W_0F93_P_2_LEN_0) }, |
c0f3af97 L |
9451 | }, |
9452 | ||
ec6f095a | 9453 | /* VEX_LEN_0F93_P_3 */ |
c0f3af97 | 9454 | { |
58a211d2 | 9455 | { MOD_TABLE (MOD_VEX_0F93_P_3_LEN_0) }, |
c0f3af97 L |
9456 | }, |
9457 | ||
ec6f095a | 9458 | /* VEX_LEN_0F98_P_0 */ |
43234a1e L |
9459 | { |
9460 | { VEX_W_TABLE (VEX_W_0F98_P_0_LEN_0) }, | |
9461 | }, | |
9462 | ||
1ba585e8 IT |
9463 | /* VEX_LEN_0F98_P_2 */ |
9464 | { | |
9465 | { VEX_W_TABLE (VEX_W_0F98_P_2_LEN_0) }, | |
9466 | }, | |
9467 | ||
9468 | /* VEX_LEN_0F99_P_0 */ | |
9469 | { | |
9470 | { VEX_W_TABLE (VEX_W_0F99_P_0_LEN_0) }, | |
9471 | }, | |
9472 | ||
9473 | /* VEX_LEN_0F99_P_2 */ | |
9474 | { | |
9475 | { VEX_W_TABLE (VEX_W_0F99_P_2_LEN_0) }, | |
9476 | }, | |
9477 | ||
6c30d220 | 9478 | /* VEX_LEN_0FAE_R_2_M_0 */ |
c0f3af97 | 9479 | { |
ec6f095a | 9480 | { "vldmxcsr", { Md }, 0 }, |
c0f3af97 L |
9481 | }, |
9482 | ||
6c30d220 | 9483 | /* VEX_LEN_0FAE_R_3_M_0 */ |
c0f3af97 | 9484 | { |
ec6f095a | 9485 | { "vstmxcsr", { Md }, 0 }, |
c0f3af97 L |
9486 | }, |
9487 | ||
6c30d220 | 9488 | /* VEX_LEN_0FC4_P_2 */ |
c0f3af97 | 9489 | { |
b50c9f31 | 9490 | { "vpinsrw", { XM, Vex128, Edqw, Ib }, 0 }, |
c0f3af97 L |
9491 | }, |
9492 | ||
6c30d220 | 9493 | /* VEX_LEN_0FC5_P_2 */ |
c0f3af97 | 9494 | { |
b50c9f31 | 9495 | { "vpextrw", { Gdq, XS, Ib }, 0 }, |
c0f3af97 L |
9496 | }, |
9497 | ||
6c30d220 | 9498 | /* VEX_LEN_0FD6_P_2 */ |
c0f3af97 | 9499 | { |
39e0f456 | 9500 | { "vmovq", { EXqVexScalarS, XMScalar }, 0 }, |
c0f3af97 L |
9501 | }, |
9502 | ||
6c30d220 | 9503 | /* VEX_LEN_0FF7_P_2 */ |
c0f3af97 | 9504 | { |
ec6f095a | 9505 | { "vmaskmovdqu", { XM, XS }, 0 }, |
c0f3af97 L |
9506 | }, |
9507 | ||
6c30d220 | 9508 | /* VEX_LEN_0F3816_P_2 */ |
c0f3af97 | 9509 | { |
6c30d220 L |
9510 | { Bad_Opcode }, |
9511 | { VEX_W_TABLE (VEX_W_0F3816_P_2) }, | |
c0f3af97 L |
9512 | }, |
9513 | ||
6c30d220 | 9514 | /* VEX_LEN_0F3819_P_2 */ |
c0f3af97 | 9515 | { |
6c30d220 L |
9516 | { Bad_Opcode }, |
9517 | { VEX_W_TABLE (VEX_W_0F3819_P_2) }, | |
c0f3af97 L |
9518 | }, |
9519 | ||
6c30d220 | 9520 | /* VEX_LEN_0F381A_P_2_M_0 */ |
c0f3af97 | 9521 | { |
6c30d220 L |
9522 | { Bad_Opcode }, |
9523 | { VEX_W_TABLE (VEX_W_0F381A_P_2_M_0) }, | |
c0f3af97 L |
9524 | }, |
9525 | ||
6c30d220 | 9526 | /* VEX_LEN_0F3836_P_2 */ |
c0f3af97 | 9527 | { |
6c30d220 L |
9528 | { Bad_Opcode }, |
9529 | { VEX_W_TABLE (VEX_W_0F3836_P_2) }, | |
c0f3af97 L |
9530 | }, |
9531 | ||
592a252b | 9532 | /* VEX_LEN_0F3841_P_2 */ |
c0f3af97 | 9533 | { |
ec6f095a | 9534 | { "vphminposuw", { XM, EXx }, 0 }, |
c0f3af97 L |
9535 | }, |
9536 | ||
6c30d220 L |
9537 | /* VEX_LEN_0F385A_P_2_M_0 */ |
9538 | { | |
9539 | { Bad_Opcode }, | |
9540 | { VEX_W_TABLE (VEX_W_0F385A_P_2_M_0) }, | |
9541 | }, | |
9542 | ||
592a252b | 9543 | /* VEX_LEN_0F38DB_P_2 */ |
a5ff0eb2 | 9544 | { |
ec6f095a | 9545 | { "vaesimc", { XM, EXx }, 0 }, |
a5ff0eb2 L |
9546 | }, |
9547 | ||
f12dc422 L |
9548 | /* VEX_LEN_0F38F2_P_0 */ |
9549 | { | |
bf890a93 | 9550 | { "andnS", { Gdq, VexGdq, Edq }, 0 }, |
f12dc422 L |
9551 | }, |
9552 | ||
9553 | /* VEX_LEN_0F38F3_R_1_P_0 */ | |
9554 | { | |
bf890a93 | 9555 | { "blsrS", { VexGdq, Edq }, 0 }, |
f12dc422 L |
9556 | }, |
9557 | ||
9558 | /* VEX_LEN_0F38F3_R_2_P_0 */ | |
9559 | { | |
bf890a93 | 9560 | { "blsmskS", { VexGdq, Edq }, 0 }, |
f12dc422 L |
9561 | }, |
9562 | ||
9563 | /* VEX_LEN_0F38F3_R_3_P_0 */ | |
9564 | { | |
bf890a93 | 9565 | { "blsiS", { VexGdq, Edq }, 0 }, |
f12dc422 L |
9566 | }, |
9567 | ||
6c30d220 L |
9568 | /* VEX_LEN_0F38F5_P_0 */ |
9569 | { | |
bf890a93 | 9570 | { "bzhiS", { Gdq, Edq, VexGdq }, 0 }, |
6c30d220 L |
9571 | }, |
9572 | ||
9573 | /* VEX_LEN_0F38F5_P_1 */ | |
9574 | { | |
bf890a93 | 9575 | { "pextS", { Gdq, VexGdq, Edq }, 0 }, |
6c30d220 L |
9576 | }, |
9577 | ||
9578 | /* VEX_LEN_0F38F5_P_3 */ | |
9579 | { | |
bf890a93 | 9580 | { "pdepS", { Gdq, VexGdq, Edq }, 0 }, |
6c30d220 L |
9581 | }, |
9582 | ||
9583 | /* VEX_LEN_0F38F6_P_3 */ | |
9584 | { | |
bf890a93 | 9585 | { "mulxS", { Gdq, VexGdq, Edq }, 0 }, |
6c30d220 L |
9586 | }, |
9587 | ||
f12dc422 L |
9588 | /* VEX_LEN_0F38F7_P_0 */ |
9589 | { | |
bf890a93 | 9590 | { "bextrS", { Gdq, Edq, VexGdq }, 0 }, |
f12dc422 L |
9591 | }, |
9592 | ||
6c30d220 L |
9593 | /* VEX_LEN_0F38F7_P_1 */ |
9594 | { | |
bf890a93 | 9595 | { "sarxS", { Gdq, Edq, VexGdq }, 0 }, |
6c30d220 L |
9596 | }, |
9597 | ||
9598 | /* VEX_LEN_0F38F7_P_2 */ | |
9599 | { | |
bf890a93 | 9600 | { "shlxS", { Gdq, Edq, VexGdq }, 0 }, |
6c30d220 L |
9601 | }, |
9602 | ||
9603 | /* VEX_LEN_0F38F7_P_3 */ | |
9604 | { | |
bf890a93 | 9605 | { "shrxS", { Gdq, Edq, VexGdq }, 0 }, |
6c30d220 L |
9606 | }, |
9607 | ||
9608 | /* VEX_LEN_0F3A00_P_2 */ | |
9609 | { | |
9610 | { Bad_Opcode }, | |
9611 | { VEX_W_TABLE (VEX_W_0F3A00_P_2) }, | |
9612 | }, | |
9613 | ||
9614 | /* VEX_LEN_0F3A01_P_2 */ | |
9615 | { | |
9616 | { Bad_Opcode }, | |
9617 | { VEX_W_TABLE (VEX_W_0F3A01_P_2) }, | |
9618 | }, | |
9619 | ||
592a252b | 9620 | /* VEX_LEN_0F3A06_P_2 */ |
c0f3af97 | 9621 | { |
592d1631 | 9622 | { Bad_Opcode }, |
592a252b | 9623 | { VEX_W_TABLE (VEX_W_0F3A06_P_2) }, |
c0f3af97 L |
9624 | }, |
9625 | ||
592a252b | 9626 | /* VEX_LEN_0F3A14_P_2 */ |
c0f3af97 | 9627 | { |
b50c9f31 | 9628 | { "vpextrb", { Edqb, XM, Ib }, 0 }, |
c0f3af97 L |
9629 | }, |
9630 | ||
592a252b | 9631 | /* VEX_LEN_0F3A15_P_2 */ |
c0f3af97 | 9632 | { |
b50c9f31 | 9633 | { "vpextrw", { Edqw, XM, Ib }, 0 }, |
c0f3af97 L |
9634 | }, |
9635 | ||
592a252b | 9636 | /* VEX_LEN_0F3A16_P_2 */ |
c0f3af97 | 9637 | { |
bf890a93 | 9638 | { "vpextrK", { Edq, XM, Ib }, 0 }, |
c0f3af97 L |
9639 | }, |
9640 | ||
592a252b | 9641 | /* VEX_LEN_0F3A17_P_2 */ |
c0f3af97 | 9642 | { |
bf890a93 | 9643 | { "vextractps", { Edqd, XM, Ib }, 0 }, |
c0f3af97 L |
9644 | }, |
9645 | ||
592a252b | 9646 | /* VEX_LEN_0F3A18_P_2 */ |
c0f3af97 | 9647 | { |
592d1631 | 9648 | { Bad_Opcode }, |
592a252b | 9649 | { VEX_W_TABLE (VEX_W_0F3A18_P_2) }, |
c0f3af97 L |
9650 | }, |
9651 | ||
592a252b | 9652 | /* VEX_LEN_0F3A19_P_2 */ |
c0f3af97 | 9653 | { |
592d1631 | 9654 | { Bad_Opcode }, |
592a252b | 9655 | { VEX_W_TABLE (VEX_W_0F3A19_P_2) }, |
c0f3af97 L |
9656 | }, |
9657 | ||
592a252b | 9658 | /* VEX_LEN_0F3A20_P_2 */ |
c0f3af97 | 9659 | { |
b50c9f31 | 9660 | { "vpinsrb", { XM, Vex128, Edqb, Ib }, 0 }, |
c0f3af97 L |
9661 | }, |
9662 | ||
592a252b | 9663 | /* VEX_LEN_0F3A21_P_2 */ |
c0f3af97 | 9664 | { |
ec6f095a | 9665 | { "vinsertps", { XM, Vex128, EXd, Ib }, 0 }, |
c0f3af97 L |
9666 | }, |
9667 | ||
592a252b | 9668 | /* VEX_LEN_0F3A22_P_2 */ |
c0f3af97 | 9669 | { |
bf890a93 | 9670 | { "vpinsrK", { XM, Vex128, Edq, Ib }, 0 }, |
c0f3af97 L |
9671 | }, |
9672 | ||
43234a1e L |
9673 | /* VEX_LEN_0F3A30_P_2 */ |
9674 | { | |
9675 | { VEX_W_TABLE (VEX_W_0F3A30_P_2_LEN_0) }, | |
9676 | }, | |
9677 | ||
1ba585e8 IT |
9678 | /* VEX_LEN_0F3A31_P_2 */ |
9679 | { | |
9680 | { VEX_W_TABLE (VEX_W_0F3A31_P_2_LEN_0) }, | |
9681 | }, | |
9682 | ||
43234a1e L |
9683 | /* VEX_LEN_0F3A32_P_2 */ |
9684 | { | |
9685 | { VEX_W_TABLE (VEX_W_0F3A32_P_2_LEN_0) }, | |
9686 | }, | |
9687 | ||
1ba585e8 IT |
9688 | /* VEX_LEN_0F3A33_P_2 */ |
9689 | { | |
9690 | { VEX_W_TABLE (VEX_W_0F3A33_P_2_LEN_0) }, | |
9691 | }, | |
9692 | ||
6c30d220 | 9693 | /* VEX_LEN_0F3A38_P_2 */ |
c0f3af97 | 9694 | { |
6c30d220 L |
9695 | { Bad_Opcode }, |
9696 | { VEX_W_TABLE (VEX_W_0F3A38_P_2) }, | |
c0f3af97 L |
9697 | }, |
9698 | ||
6c30d220 | 9699 | /* VEX_LEN_0F3A39_P_2 */ |
c0f3af97 | 9700 | { |
6c30d220 L |
9701 | { Bad_Opcode }, |
9702 | { VEX_W_TABLE (VEX_W_0F3A39_P_2) }, | |
9703 | }, | |
9704 | ||
9705 | /* VEX_LEN_0F3A41_P_2 */ | |
9706 | { | |
ec6f095a | 9707 | { "vdppd", { XM, Vex128, EXx, Ib }, 0 }, |
c0f3af97 L |
9708 | }, |
9709 | ||
6c30d220 | 9710 | /* VEX_LEN_0F3A46_P_2 */ |
c0f3af97 | 9711 | { |
6c30d220 L |
9712 | { Bad_Opcode }, |
9713 | { VEX_W_TABLE (VEX_W_0F3A46_P_2) }, | |
c0f3af97 L |
9714 | }, |
9715 | ||
592a252b | 9716 | /* VEX_LEN_0F3A60_P_2 */ |
c0f3af97 | 9717 | { |
15c7c1d8 | 9718 | { "vpcmpestrm", { XM, { PCMPESTR_Fixup, x_mode }, Ib }, 0 }, |
c0f3af97 L |
9719 | }, |
9720 | ||
592a252b | 9721 | /* VEX_LEN_0F3A61_P_2 */ |
c0f3af97 | 9722 | { |
15c7c1d8 | 9723 | { "vpcmpestri", { XM, { PCMPESTR_Fixup, x_mode }, Ib }, 0 }, |
c0f3af97 L |
9724 | }, |
9725 | ||
592a252b | 9726 | /* VEX_LEN_0F3A62_P_2 */ |
c0f3af97 | 9727 | { |
ec6f095a | 9728 | { "vpcmpistrm", { XM, EXx, Ib }, 0 }, |
c0f3af97 L |
9729 | }, |
9730 | ||
592a252b | 9731 | /* VEX_LEN_0F3A63_P_2 */ |
c0f3af97 | 9732 | { |
ec6f095a | 9733 | { "vpcmpistri", { XM, EXx, Ib }, 0 }, |
c0f3af97 L |
9734 | }, |
9735 | ||
592a252b | 9736 | /* VEX_LEN_0F3A6A_P_2 */ |
922d8de8 | 9737 | { |
3a2430e0 | 9738 | { "vfmaddss", { XMVexW, Vex128, EXdVexW, EXdVexW }, 0 }, |
922d8de8 DR |
9739 | }, |
9740 | ||
592a252b | 9741 | /* VEX_LEN_0F3A6B_P_2 */ |
922d8de8 | 9742 | { |
3a2430e0 | 9743 | { "vfmaddsd", { XMVexW, Vex128, EXqVexW, EXqVexW }, 0 }, |
922d8de8 DR |
9744 | }, |
9745 | ||
592a252b | 9746 | /* VEX_LEN_0F3A6E_P_2 */ |
922d8de8 | 9747 | { |
3a2430e0 | 9748 | { "vfmsubss", { XMVexW, Vex128, EXdVexW, EXdVexW }, 0 }, |
922d8de8 DR |
9749 | }, |
9750 | ||
592a252b | 9751 | /* VEX_LEN_0F3A6F_P_2 */ |
922d8de8 | 9752 | { |
3a2430e0 | 9753 | { "vfmsubsd", { XMVexW, Vex128, EXqVexW, EXqVexW }, 0 }, |
922d8de8 DR |
9754 | }, |
9755 | ||
592a252b | 9756 | /* VEX_LEN_0F3A7A_P_2 */ |
922d8de8 | 9757 | { |
3a2430e0 | 9758 | { "vfnmaddss", { XMVexW, Vex128, EXdVexW, EXdVexW }, 0 }, |
922d8de8 DR |
9759 | }, |
9760 | ||
592a252b | 9761 | /* VEX_LEN_0F3A7B_P_2 */ |
922d8de8 | 9762 | { |
3a2430e0 | 9763 | { "vfnmaddsd", { XMVexW, Vex128, EXqVexW, EXqVexW }, 0 }, |
922d8de8 DR |
9764 | }, |
9765 | ||
592a252b | 9766 | /* VEX_LEN_0F3A7E_P_2 */ |
922d8de8 | 9767 | { |
3a2430e0 | 9768 | { "vfnmsubss", { XMVexW, Vex128, EXdVexW, EXdVexW }, 0 }, |
922d8de8 DR |
9769 | }, |
9770 | ||
592a252b | 9771 | /* VEX_LEN_0F3A7F_P_2 */ |
922d8de8 | 9772 | { |
3a2430e0 | 9773 | { "vfnmsubsd", { XMVexW, Vex128, EXqVexW, EXqVexW }, 0 }, |
922d8de8 DR |
9774 | }, |
9775 | ||
592a252b | 9776 | /* VEX_LEN_0F3ADF_P_2 */ |
a5ff0eb2 | 9777 | { |
ec6f095a | 9778 | { "vaeskeygenassist", { XM, EXx, Ib }, 0 }, |
a5ff0eb2 | 9779 | }, |
4c807e72 | 9780 | |
6c30d220 L |
9781 | /* VEX_LEN_0F3AF0_P_3 */ |
9782 | { | |
bf890a93 | 9783 | { "rorxS", { Gdq, Edq, Ib }, 0 }, |
6c30d220 L |
9784 | }, |
9785 | ||
ff688e1f L |
9786 | /* VEX_LEN_0FXOP_08_CC */ |
9787 | { | |
be92cb14 | 9788 | { "vpcomb", { XM, Vex128, EXx, VPCOM }, 0 }, |
ff688e1f L |
9789 | }, |
9790 | ||
9791 | /* VEX_LEN_0FXOP_08_CD */ | |
9792 | { | |
be92cb14 | 9793 | { "vpcomw", { XM, Vex128, EXx, VPCOM }, 0 }, |
ff688e1f L |
9794 | }, |
9795 | ||
9796 | /* VEX_LEN_0FXOP_08_CE */ | |
9797 | { | |
be92cb14 | 9798 | { "vpcomd", { XM, Vex128, EXx, VPCOM }, 0 }, |
ff688e1f L |
9799 | }, |
9800 | ||
9801 | /* VEX_LEN_0FXOP_08_CF */ | |
9802 | { | |
be92cb14 | 9803 | { "vpcomq", { XM, Vex128, EXx, VPCOM }, 0 }, |
ff688e1f L |
9804 | }, |
9805 | ||
9806 | /* VEX_LEN_0FXOP_08_EC */ | |
9807 | { | |
be92cb14 | 9808 | { "vpcomub", { XM, Vex128, EXx, VPCOM }, 0 }, |
ff688e1f L |
9809 | }, |
9810 | ||
9811 | /* VEX_LEN_0FXOP_08_ED */ | |
9812 | { | |
be92cb14 | 9813 | { "vpcomuw", { XM, Vex128, EXx, VPCOM }, 0 }, |
ff688e1f L |
9814 | }, |
9815 | ||
9816 | /* VEX_LEN_0FXOP_08_EE */ | |
9817 | { | |
be92cb14 | 9818 | { "vpcomud", { XM, Vex128, EXx, VPCOM }, 0 }, |
ff688e1f L |
9819 | }, |
9820 | ||
9821 | /* VEX_LEN_0FXOP_08_EF */ | |
9822 | { | |
be92cb14 | 9823 | { "vpcomuq", { XM, Vex128, EXx, VPCOM }, 0 }, |
ff688e1f L |
9824 | }, |
9825 | ||
592a252b | 9826 | /* VEX_LEN_0FXOP_09_80 */ |
5dd85c99 | 9827 | { |
bf890a93 IT |
9828 | { "vfrczps", { XM, EXxmm }, 0 }, |
9829 | { "vfrczps", { XM, EXymmq }, 0 }, | |
5dd85c99 | 9830 | }, |
4c807e72 | 9831 | |
592a252b | 9832 | /* VEX_LEN_0FXOP_09_81 */ |
5dd85c99 | 9833 | { |
bf890a93 IT |
9834 | { "vfrczpd", { XM, EXxmm }, 0 }, |
9835 | { "vfrczpd", { XM, EXymmq }, 0 }, | |
5dd85c99 | 9836 | }, |
331d2d0d L |
9837 | }; |
9838 | ||
ad692897 | 9839 | #include "i386-dis-evex-len.h" |
04e2a182 | 9840 | |
9e30b8e0 | 9841 | static const struct dis386 vex_w_table[][2] = { |
43234a1e L |
9842 | { |
9843 | /* VEX_W_0F41_P_0_LEN_1 */ | |
ab4e4ed5 AF |
9844 | { MOD_TABLE (MOD_VEX_W_0_0F41_P_0_LEN_1) }, |
9845 | { MOD_TABLE (MOD_VEX_W_1_0F41_P_0_LEN_1) }, | |
1ba585e8 IT |
9846 | }, |
9847 | { | |
9848 | /* VEX_W_0F41_P_2_LEN_1 */ | |
ab4e4ed5 AF |
9849 | { MOD_TABLE (MOD_VEX_W_0_0F41_P_2_LEN_1) }, |
9850 | { MOD_TABLE (MOD_VEX_W_1_0F41_P_2_LEN_1) } | |
43234a1e L |
9851 | }, |
9852 | { | |
9853 | /* VEX_W_0F42_P_0_LEN_1 */ | |
ab4e4ed5 AF |
9854 | { MOD_TABLE (MOD_VEX_W_0_0F42_P_0_LEN_1) }, |
9855 | { MOD_TABLE (MOD_VEX_W_1_0F42_P_0_LEN_1) }, | |
1ba585e8 IT |
9856 | }, |
9857 | { | |
9858 | /* VEX_W_0F42_P_2_LEN_1 */ | |
ab4e4ed5 AF |
9859 | { MOD_TABLE (MOD_VEX_W_0_0F42_P_2_LEN_1) }, |
9860 | { MOD_TABLE (MOD_VEX_W_1_0F42_P_2_LEN_1) }, | |
43234a1e L |
9861 | }, |
9862 | { | |
9863 | /* VEX_W_0F44_P_0_LEN_0 */ | |
ab4e4ed5 AF |
9864 | { MOD_TABLE (MOD_VEX_W_0_0F44_P_0_LEN_1) }, |
9865 | { MOD_TABLE (MOD_VEX_W_1_0F44_P_0_LEN_1) }, | |
1ba585e8 IT |
9866 | }, |
9867 | { | |
9868 | /* VEX_W_0F44_P_2_LEN_0 */ | |
ab4e4ed5 AF |
9869 | { MOD_TABLE (MOD_VEX_W_0_0F44_P_2_LEN_1) }, |
9870 | { MOD_TABLE (MOD_VEX_W_1_0F44_P_2_LEN_1) }, | |
43234a1e L |
9871 | }, |
9872 | { | |
ec6f095a L |
9873 | /* VEX_W_0F45_P_0_LEN_1 */ |
9874 | { MOD_TABLE (MOD_VEX_W_0_0F45_P_0_LEN_1) }, | |
9875 | { MOD_TABLE (MOD_VEX_W_1_0F45_P_0_LEN_1) }, | |
9e30b8e0 L |
9876 | }, |
9877 | { | |
ec6f095a L |
9878 | /* VEX_W_0F45_P_2_LEN_1 */ |
9879 | { MOD_TABLE (MOD_VEX_W_0_0F45_P_2_LEN_1) }, | |
9880 | { MOD_TABLE (MOD_VEX_W_1_0F45_P_2_LEN_1) }, | |
9e30b8e0 L |
9881 | }, |
9882 | { | |
ec6f095a L |
9883 | /* VEX_W_0F46_P_0_LEN_1 */ |
9884 | { MOD_TABLE (MOD_VEX_W_0_0F46_P_0_LEN_1) }, | |
9885 | { MOD_TABLE (MOD_VEX_W_1_0F46_P_0_LEN_1) }, | |
9e30b8e0 L |
9886 | }, |
9887 | { | |
ec6f095a L |
9888 | /* VEX_W_0F46_P_2_LEN_1 */ |
9889 | { MOD_TABLE (MOD_VEX_W_0_0F46_P_2_LEN_1) }, | |
9890 | { MOD_TABLE (MOD_VEX_W_1_0F46_P_2_LEN_1) }, | |
9e30b8e0 L |
9891 | }, |
9892 | { | |
ec6f095a L |
9893 | /* VEX_W_0F47_P_0_LEN_1 */ |
9894 | { MOD_TABLE (MOD_VEX_W_0_0F47_P_0_LEN_1) }, | |
9895 | { MOD_TABLE (MOD_VEX_W_1_0F47_P_0_LEN_1) }, | |
9e30b8e0 L |
9896 | }, |
9897 | { | |
ec6f095a L |
9898 | /* VEX_W_0F47_P_2_LEN_1 */ |
9899 | { MOD_TABLE (MOD_VEX_W_0_0F47_P_2_LEN_1) }, | |
9900 | { MOD_TABLE (MOD_VEX_W_1_0F47_P_2_LEN_1) }, | |
9e30b8e0 L |
9901 | }, |
9902 | { | |
ec6f095a L |
9903 | /* VEX_W_0F4A_P_0_LEN_1 */ |
9904 | { MOD_TABLE (MOD_VEX_W_0_0F4A_P_0_LEN_1) }, | |
9905 | { MOD_TABLE (MOD_VEX_W_1_0F4A_P_0_LEN_1) }, | |
9e30b8e0 L |
9906 | }, |
9907 | { | |
ec6f095a L |
9908 | /* VEX_W_0F4A_P_2_LEN_1 */ |
9909 | { MOD_TABLE (MOD_VEX_W_0_0F4A_P_2_LEN_1) }, | |
9910 | { MOD_TABLE (MOD_VEX_W_1_0F4A_P_2_LEN_1) }, | |
9e30b8e0 L |
9911 | }, |
9912 | { | |
ec6f095a L |
9913 | /* VEX_W_0F4B_P_0_LEN_1 */ |
9914 | { MOD_TABLE (MOD_VEX_W_0_0F4B_P_0_LEN_1) }, | |
9915 | { MOD_TABLE (MOD_VEX_W_1_0F4B_P_0_LEN_1) }, | |
9e30b8e0 L |
9916 | }, |
9917 | { | |
ec6f095a L |
9918 | /* VEX_W_0F4B_P_2_LEN_1 */ |
9919 | { MOD_TABLE (MOD_VEX_W_0_0F4B_P_2_LEN_1) }, | |
9e30b8e0 L |
9920 | }, |
9921 | { | |
ec6f095a L |
9922 | /* VEX_W_0F90_P_0_LEN_0 */ |
9923 | { "kmovw", { MaskG, MaskE }, 0 }, | |
9924 | { "kmovq", { MaskG, MaskE }, 0 }, | |
9e30b8e0 L |
9925 | }, |
9926 | { | |
ec6f095a L |
9927 | /* VEX_W_0F90_P_2_LEN_0 */ |
9928 | { "kmovb", { MaskG, MaskBDE }, 0 }, | |
9929 | { "kmovd", { MaskG, MaskBDE }, 0 }, | |
9e30b8e0 L |
9930 | }, |
9931 | { | |
ec6f095a L |
9932 | /* VEX_W_0F91_P_0_LEN_0 */ |
9933 | { MOD_TABLE (MOD_VEX_W_0_0F91_P_0_LEN_0) }, | |
9934 | { MOD_TABLE (MOD_VEX_W_1_0F91_P_0_LEN_0) }, | |
9e30b8e0 L |
9935 | }, |
9936 | { | |
ec6f095a L |
9937 | /* VEX_W_0F91_P_2_LEN_0 */ |
9938 | { MOD_TABLE (MOD_VEX_W_0_0F91_P_2_LEN_0) }, | |
9939 | { MOD_TABLE (MOD_VEX_W_1_0F91_P_2_LEN_0) }, | |
9e30b8e0 L |
9940 | }, |
9941 | { | |
ec6f095a L |
9942 | /* VEX_W_0F92_P_0_LEN_0 */ |
9943 | { MOD_TABLE (MOD_VEX_W_0_0F92_P_0_LEN_0) }, | |
9e30b8e0 L |
9944 | }, |
9945 | { | |
ec6f095a L |
9946 | /* VEX_W_0F92_P_2_LEN_0 */ |
9947 | { MOD_TABLE (MOD_VEX_W_0_0F92_P_2_LEN_0) }, | |
9e30b8e0 | 9948 | }, |
9e30b8e0 | 9949 | { |
ec6f095a L |
9950 | /* VEX_W_0F93_P_0_LEN_0 */ |
9951 | { MOD_TABLE (MOD_VEX_W_0_0F93_P_0_LEN_0) }, | |
9e30b8e0 L |
9952 | }, |
9953 | { | |
ec6f095a L |
9954 | /* VEX_W_0F93_P_2_LEN_0 */ |
9955 | { MOD_TABLE (MOD_VEX_W_0_0F93_P_2_LEN_0) }, | |
9e30b8e0 | 9956 | }, |
9e30b8e0 | 9957 | { |
ec6f095a L |
9958 | /* VEX_W_0F98_P_0_LEN_0 */ |
9959 | { MOD_TABLE (MOD_VEX_W_0_0F98_P_0_LEN_0) }, | |
9960 | { MOD_TABLE (MOD_VEX_W_1_0F98_P_0_LEN_0) }, | |
9e30b8e0 L |
9961 | }, |
9962 | { | |
ec6f095a L |
9963 | /* VEX_W_0F98_P_2_LEN_0 */ |
9964 | { MOD_TABLE (MOD_VEX_W_0_0F98_P_2_LEN_0) }, | |
9965 | { MOD_TABLE (MOD_VEX_W_1_0F98_P_2_LEN_0) }, | |
9e30b8e0 L |
9966 | }, |
9967 | { | |
ec6f095a L |
9968 | /* VEX_W_0F99_P_0_LEN_0 */ |
9969 | { MOD_TABLE (MOD_VEX_W_0_0F99_P_0_LEN_0) }, | |
9970 | { MOD_TABLE (MOD_VEX_W_1_0F99_P_0_LEN_0) }, | |
9e30b8e0 L |
9971 | }, |
9972 | { | |
ec6f095a L |
9973 | /* VEX_W_0F99_P_2_LEN_0 */ |
9974 | { MOD_TABLE (MOD_VEX_W_0_0F99_P_2_LEN_0) }, | |
9975 | { MOD_TABLE (MOD_VEX_W_1_0F99_P_2_LEN_0) }, | |
9e30b8e0 | 9976 | }, |
9e30b8e0 | 9977 | { |
592a252b | 9978 | /* VEX_W_0F380C_P_2 */ |
bf890a93 | 9979 | { "vpermilps", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
9980 | }, |
9981 | { | |
592a252b | 9982 | /* VEX_W_0F380D_P_2 */ |
bf890a93 | 9983 | { "vpermilpd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
9984 | }, |
9985 | { | |
592a252b | 9986 | /* VEX_W_0F380E_P_2 */ |
bf890a93 | 9987 | { "vtestps", { XM, EXx }, 0 }, |
9e30b8e0 L |
9988 | }, |
9989 | { | |
592a252b | 9990 | /* VEX_W_0F380F_P_2 */ |
bf890a93 | 9991 | { "vtestpd", { XM, EXx }, 0 }, |
9e30b8e0 | 9992 | }, |
6c30d220 L |
9993 | { |
9994 | /* VEX_W_0F3816_P_2 */ | |
bf890a93 | 9995 | { "vpermps", { XM, Vex, EXx }, 0 }, |
6c30d220 | 9996 | }, |
bcf2684f | 9997 | { |
6c30d220 | 9998 | /* VEX_W_0F3818_P_2 */ |
bf890a93 | 9999 | { "vbroadcastss", { XM, EXxmm_md }, 0 }, |
bcf2684f | 10000 | }, |
9e30b8e0 | 10001 | { |
6c30d220 | 10002 | /* VEX_W_0F3819_P_2 */ |
bf890a93 | 10003 | { "vbroadcastsd", { XM, EXxmm_mq }, 0 }, |
9e30b8e0 L |
10004 | }, |
10005 | { | |
592a252b | 10006 | /* VEX_W_0F381A_P_2_M_0 */ |
bf890a93 | 10007 | { "vbroadcastf128", { XM, Mxmm }, 0 }, |
9e30b8e0 | 10008 | }, |
53aa04a0 | 10009 | { |
592a252b | 10010 | /* VEX_W_0F382C_P_2_M_0 */ |
bf890a93 | 10011 | { "vmaskmovps", { XM, Vex, Mx }, 0 }, |
53aa04a0 L |
10012 | }, |
10013 | { | |
592a252b | 10014 | /* VEX_W_0F382D_P_2_M_0 */ |
bf890a93 | 10015 | { "vmaskmovpd", { XM, Vex, Mx }, 0 }, |
53aa04a0 L |
10016 | }, |
10017 | { | |
592a252b | 10018 | /* VEX_W_0F382E_P_2_M_0 */ |
bf890a93 | 10019 | { "vmaskmovps", { Mx, Vex, XM }, 0 }, |
53aa04a0 L |
10020 | }, |
10021 | { | |
592a252b | 10022 | /* VEX_W_0F382F_P_2_M_0 */ |
bf890a93 | 10023 | { "vmaskmovpd", { Mx, Vex, XM }, 0 }, |
53aa04a0 | 10024 | }, |
6c30d220 L |
10025 | { |
10026 | /* VEX_W_0F3836_P_2 */ | |
bf890a93 | 10027 | { "vpermd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 | 10028 | }, |
6c30d220 L |
10029 | { |
10030 | /* VEX_W_0F3846_P_2 */ | |
bf890a93 | 10031 | { "vpsravd", { XM, Vex, EXx }, 0 }, |
6c30d220 L |
10032 | }, |
10033 | { | |
10034 | /* VEX_W_0F3858_P_2 */ | |
bf890a93 | 10035 | { "vpbroadcastd", { XM, EXxmm_md }, 0 }, |
6c30d220 L |
10036 | }, |
10037 | { | |
10038 | /* VEX_W_0F3859_P_2 */ | |
bf890a93 | 10039 | { "vpbroadcastq", { XM, EXxmm_mq }, 0 }, |
6c30d220 L |
10040 | }, |
10041 | { | |
10042 | /* VEX_W_0F385A_P_2_M_0 */ | |
bf890a93 | 10043 | { "vbroadcasti128", { XM, Mxmm }, 0 }, |
6c30d220 L |
10044 | }, |
10045 | { | |
10046 | /* VEX_W_0F3878_P_2 */ | |
bf890a93 | 10047 | { "vpbroadcastb", { XM, EXxmm_mb }, 0 }, |
6c30d220 L |
10048 | }, |
10049 | { | |
10050 | /* VEX_W_0F3879_P_2 */ | |
bf890a93 | 10051 | { "vpbroadcastw", { XM, EXxmm_mw }, 0 }, |
6c30d220 | 10052 | }, |
48521003 IT |
10053 | { |
10054 | /* VEX_W_0F38CF_P_2 */ | |
10055 | { "vgf2p8mulb", { XM, Vex, EXx }, 0 }, | |
10056 | }, | |
6c30d220 L |
10057 | { |
10058 | /* VEX_W_0F3A00_P_2 */ | |
10059 | { Bad_Opcode }, | |
bf890a93 | 10060 | { "vpermq", { XM, EXx, Ib }, 0 }, |
6c30d220 L |
10061 | }, |
10062 | { | |
10063 | /* VEX_W_0F3A01_P_2 */ | |
10064 | { Bad_Opcode }, | |
bf890a93 | 10065 | { "vpermpd", { XM, EXx, Ib }, 0 }, |
6c30d220 L |
10066 | }, |
10067 | { | |
10068 | /* VEX_W_0F3A02_P_2 */ | |
bf890a93 | 10069 | { "vpblendd", { XM, Vex, EXx, Ib }, 0 }, |
6c30d220 | 10070 | }, |
9e30b8e0 | 10071 | { |
592a252b | 10072 | /* VEX_W_0F3A04_P_2 */ |
bf890a93 | 10073 | { "vpermilps", { XM, EXx, Ib }, 0 }, |
9e30b8e0 L |
10074 | }, |
10075 | { | |
592a252b | 10076 | /* VEX_W_0F3A05_P_2 */ |
bf890a93 | 10077 | { "vpermilpd", { XM, EXx, Ib }, 0 }, |
9e30b8e0 L |
10078 | }, |
10079 | { | |
592a252b | 10080 | /* VEX_W_0F3A06_P_2 */ |
bf890a93 | 10081 | { "vperm2f128", { XM, Vex256, EXx, Ib }, 0 }, |
9e30b8e0 | 10082 | }, |
9e30b8e0 | 10083 | { |
592a252b | 10084 | /* VEX_W_0F3A18_P_2 */ |
bf890a93 | 10085 | { "vinsertf128", { XM, Vex256, EXxmm, Ib }, 0 }, |
9e30b8e0 L |
10086 | }, |
10087 | { | |
592a252b | 10088 | /* VEX_W_0F3A19_P_2 */ |
bf890a93 | 10089 | { "vextractf128", { EXxmm, XM, Ib }, 0 }, |
9e30b8e0 | 10090 | }, |
43234a1e | 10091 | { |
1ba585e8 | 10092 | /* VEX_W_0F3A30_P_2_LEN_0 */ |
ab4e4ed5 AF |
10093 | { MOD_TABLE (MOD_VEX_W_0_0F3A30_P_2_LEN_0) }, |
10094 | { MOD_TABLE (MOD_VEX_W_1_0F3A30_P_2_LEN_0) }, | |
43234a1e L |
10095 | }, |
10096 | { | |
1ba585e8 | 10097 | /* VEX_W_0F3A31_P_2_LEN_0 */ |
ab4e4ed5 AF |
10098 | { MOD_TABLE (MOD_VEX_W_0_0F3A31_P_2_LEN_0) }, |
10099 | { MOD_TABLE (MOD_VEX_W_1_0F3A31_P_2_LEN_0) }, | |
1ba585e8 IT |
10100 | }, |
10101 | { | |
10102 | /* VEX_W_0F3A32_P_2_LEN_0 */ | |
ab4e4ed5 AF |
10103 | { MOD_TABLE (MOD_VEX_W_0_0F3A32_P_2_LEN_0) }, |
10104 | { MOD_TABLE (MOD_VEX_W_1_0F3A32_P_2_LEN_0) }, | |
43234a1e | 10105 | }, |
1ba585e8 IT |
10106 | { |
10107 | /* VEX_W_0F3A33_P_2_LEN_0 */ | |
ab4e4ed5 AF |
10108 | { MOD_TABLE (MOD_VEX_W_0_0F3A33_P_2_LEN_0) }, |
10109 | { MOD_TABLE (MOD_VEX_W_1_0F3A33_P_2_LEN_0) }, | |
1ba585e8 | 10110 | }, |
6c30d220 L |
10111 | { |
10112 | /* VEX_W_0F3A38_P_2 */ | |
bf890a93 | 10113 | { "vinserti128", { XM, Vex256, EXxmm, Ib }, 0 }, |
6c30d220 L |
10114 | }, |
10115 | { | |
10116 | /* VEX_W_0F3A39_P_2 */ | |
bf890a93 | 10117 | { "vextracti128", { EXxmm, XM, Ib }, 0 }, |
6c30d220 | 10118 | }, |
6c30d220 L |
10119 | { |
10120 | /* VEX_W_0F3A46_P_2 */ | |
bf890a93 | 10121 | { "vperm2i128", { XM, Vex256, EXx, Ib }, 0 }, |
6c30d220 | 10122 | }, |
a683cc34 | 10123 | { |
592a252b | 10124 | /* VEX_W_0F3A48_P_2 */ |
bf890a93 IT |
10125 | { "vpermil2ps", { XMVexW, Vex, EXVexImmW, EXVexImmW, EXVexImmW }, 0 }, |
10126 | { "vpermil2ps", { XMVexW, Vex, EXVexImmW, EXVexImmW, EXVexImmW }, 0 }, | |
a683cc34 SP |
10127 | }, |
10128 | { | |
592a252b | 10129 | /* VEX_W_0F3A49_P_2 */ |
bf890a93 IT |
10130 | { "vpermil2pd", { XMVexW, Vex, EXVexImmW, EXVexImmW, EXVexImmW }, 0 }, |
10131 | { "vpermil2pd", { XMVexW, Vex, EXVexImmW, EXVexImmW, EXVexImmW }, 0 }, | |
a683cc34 | 10132 | }, |
9e30b8e0 | 10133 | { |
592a252b | 10134 | /* VEX_W_0F3A4A_P_2 */ |
bf890a93 | 10135 | { "vblendvps", { XM, Vex, EXx, XMVexI4 }, 0 }, |
9e30b8e0 L |
10136 | }, |
10137 | { | |
592a252b | 10138 | /* VEX_W_0F3A4B_P_2 */ |
bf890a93 | 10139 | { "vblendvpd", { XM, Vex, EXx, XMVexI4 }, 0 }, |
9e30b8e0 L |
10140 | }, |
10141 | { | |
592a252b | 10142 | /* VEX_W_0F3A4C_P_2 */ |
bf890a93 | 10143 | { "vpblendvb", { XM, Vex, EXx, XMVexI4 }, 0 }, |
9e30b8e0 | 10144 | }, |
48521003 IT |
10145 | { |
10146 | /* VEX_W_0F3ACE_P_2 */ | |
10147 | { Bad_Opcode }, | |
10148 | { "vgf2p8affineqb", { XM, Vex, EXx, Ib }, 0 }, | |
10149 | }, | |
10150 | { | |
10151 | /* VEX_W_0F3ACF_P_2 */ | |
10152 | { Bad_Opcode }, | |
10153 | { "vgf2p8affineinvqb", { XM, Vex, EXx, Ib }, 0 }, | |
10154 | }, | |
ad692897 L |
10155 | |
10156 | #include "i386-dis-evex-w.h" | |
9e30b8e0 L |
10157 | }; |
10158 | ||
10159 | static const struct dis386 mod_table[][2] = { | |
10160 | { | |
10161 | /* MOD_8D */ | |
bf890a93 | 10162 | { "leaS", { Gv, M }, 0 }, |
9e30b8e0 | 10163 | }, |
42164a71 L |
10164 | { |
10165 | /* MOD_C6_REG_7 */ | |
10166 | { Bad_Opcode }, | |
10167 | { RM_TABLE (RM_C6_REG_7) }, | |
10168 | }, | |
10169 | { | |
10170 | /* MOD_C7_REG_7 */ | |
10171 | { Bad_Opcode }, | |
10172 | { RM_TABLE (RM_C7_REG_7) }, | |
10173 | }, | |
4a357820 MZ |
10174 | { |
10175 | /* MOD_FF_REG_3 */ | |
8f570d62 | 10176 | { "{l|}call^", { indirEp }, 0 }, |
4a357820 MZ |
10177 | }, |
10178 | { | |
10179 | /* MOD_FF_REG_5 */ | |
8f570d62 | 10180 | { "{l|}jmp^", { indirEp }, 0 }, |
4a357820 | 10181 | }, |
9e30b8e0 L |
10182 | { |
10183 | /* MOD_0F01_REG_0 */ | |
10184 | { X86_64_TABLE (X86_64_0F01_REG_0) }, | |
10185 | { RM_TABLE (RM_0F01_REG_0) }, | |
10186 | }, | |
10187 | { | |
10188 | /* MOD_0F01_REG_1 */ | |
10189 | { X86_64_TABLE (X86_64_0F01_REG_1) }, | |
10190 | { RM_TABLE (RM_0F01_REG_1) }, | |
10191 | }, | |
10192 | { | |
10193 | /* MOD_0F01_REG_2 */ | |
10194 | { X86_64_TABLE (X86_64_0F01_REG_2) }, | |
10195 | { RM_TABLE (RM_0F01_REG_2) }, | |
10196 | }, | |
10197 | { | |
10198 | /* MOD_0F01_REG_3 */ | |
10199 | { X86_64_TABLE (X86_64_0F01_REG_3) }, | |
10200 | { RM_TABLE (RM_0F01_REG_3) }, | |
10201 | }, | |
8eab4136 L |
10202 | { |
10203 | /* MOD_0F01_REG_5 */ | |
f8687e93 JB |
10204 | { PREFIX_TABLE (PREFIX_0F01_REG_5_MOD_0) }, |
10205 | { RM_TABLE (RM_0F01_REG_5_MOD_3) }, | |
8eab4136 | 10206 | }, |
9e30b8e0 L |
10207 | { |
10208 | /* MOD_0F01_REG_7 */ | |
bf890a93 | 10209 | { "invlpg", { Mb }, 0 }, |
f8687e93 | 10210 | { RM_TABLE (RM_0F01_REG_7_MOD_3) }, |
9e30b8e0 L |
10211 | }, |
10212 | { | |
10213 | /* MOD_0F12_PREFIX_0 */ | |
18897deb JB |
10214 | { "movlpX", { XM, EXq }, 0 }, |
10215 | { "movhlps", { XM, EXq }, 0 }, | |
10216 | }, | |
10217 | { | |
10218 | /* MOD_0F12_PREFIX_2 */ | |
10219 | { "movlpX", { XM, EXq }, 0 }, | |
9e30b8e0 L |
10220 | }, |
10221 | { | |
10222 | /* MOD_0F13 */ | |
507bd325 | 10223 | { "movlpX", { EXq, XM }, PREFIX_OPCODE }, |
9e30b8e0 L |
10224 | }, |
10225 | { | |
10226 | /* MOD_0F16_PREFIX_0 */ | |
18897deb | 10227 | { "movhpX", { XM, EXq }, 0 }, |
bf890a93 | 10228 | { "movlhps", { XM, EXq }, 0 }, |
9e30b8e0 | 10229 | }, |
18897deb JB |
10230 | { |
10231 | /* MOD_0F16_PREFIX_2 */ | |
10232 | { "movhpX", { XM, EXq }, 0 }, | |
10233 | }, | |
9e30b8e0 L |
10234 | { |
10235 | /* MOD_0F17 */ | |
507bd325 | 10236 | { "movhpX", { EXq, XM }, PREFIX_OPCODE }, |
9e30b8e0 L |
10237 | }, |
10238 | { | |
10239 | /* MOD_0F18_REG_0 */ | |
bf890a93 | 10240 | { "prefetchnta", { Mb }, 0 }, |
9e30b8e0 L |
10241 | }, |
10242 | { | |
10243 | /* MOD_0F18_REG_1 */ | |
bf890a93 | 10244 | { "prefetcht0", { Mb }, 0 }, |
9e30b8e0 L |
10245 | }, |
10246 | { | |
10247 | /* MOD_0F18_REG_2 */ | |
bf890a93 | 10248 | { "prefetcht1", { Mb }, 0 }, |
9e30b8e0 L |
10249 | }, |
10250 | { | |
10251 | /* MOD_0F18_REG_3 */ | |
bf890a93 | 10252 | { "prefetcht2", { Mb }, 0 }, |
9e30b8e0 | 10253 | }, |
d7189fa5 RM |
10254 | { |
10255 | /* MOD_0F18_REG_4 */ | |
bf890a93 | 10256 | { "nop/reserved", { Mb }, 0 }, |
d7189fa5 RM |
10257 | }, |
10258 | { | |
10259 | /* MOD_0F18_REG_5 */ | |
bf890a93 | 10260 | { "nop/reserved", { Mb }, 0 }, |
d7189fa5 RM |
10261 | }, |
10262 | { | |
10263 | /* MOD_0F18_REG_6 */ | |
bf890a93 | 10264 | { "nop/reserved", { Mb }, 0 }, |
d7189fa5 RM |
10265 | }, |
10266 | { | |
10267 | /* MOD_0F18_REG_7 */ | |
bf890a93 | 10268 | { "nop/reserved", { Mb }, 0 }, |
d7189fa5 | 10269 | }, |
7e8b059b L |
10270 | { |
10271 | /* MOD_0F1A_PREFIX_0 */ | |
d276ec69 | 10272 | { "bndldx", { Gbnd, Mv_bnd }, 0 }, |
bf890a93 | 10273 | { "nopQ", { Ev }, 0 }, |
7e8b059b L |
10274 | }, |
10275 | { | |
10276 | /* MOD_0F1B_PREFIX_0 */ | |
d276ec69 | 10277 | { "bndstx", { Mv_bnd, Gbnd }, 0 }, |
bf890a93 | 10278 | { "nopQ", { Ev }, 0 }, |
7e8b059b L |
10279 | }, |
10280 | { | |
10281 | /* MOD_0F1B_PREFIX_1 */ | |
d276ec69 | 10282 | { "bndmk", { Gbnd, Mv_bnd }, 0 }, |
bf890a93 | 10283 | { "nopQ", { Ev }, 0 }, |
7e8b059b | 10284 | }, |
c48935d7 IT |
10285 | { |
10286 | /* MOD_0F1C_PREFIX_0 */ | |
f8687e93 | 10287 | { REG_TABLE (REG_0F1C_P_0_MOD_0) }, |
c48935d7 IT |
10288 | { "nopQ", { Ev }, 0 }, |
10289 | }, | |
603555e5 L |
10290 | { |
10291 | /* MOD_0F1E_PREFIX_1 */ | |
10292 | { "nopQ", { Ev }, 0 }, | |
f8687e93 | 10293 | { REG_TABLE (REG_0F1E_P_1_MOD_3) }, |
603555e5 | 10294 | }, |
b844680a | 10295 | { |
92fddf8e | 10296 | /* MOD_0F24 */ |
7bb15c6f | 10297 | { Bad_Opcode }, |
bf890a93 | 10298 | { "movL", { Rd, Td }, 0 }, |
b844680a L |
10299 | }, |
10300 | { | |
92fddf8e | 10301 | /* MOD_0F26 */ |
592d1631 | 10302 | { Bad_Opcode }, |
bf890a93 | 10303 | { "movL", { Td, Rd }, 0 }, |
b844680a | 10304 | }, |
75c135a8 L |
10305 | { |
10306 | /* MOD_0F2B_PREFIX_0 */ | |
507bd325 | 10307 | {"movntps", { Mx, XM }, PREFIX_OPCODE }, |
75c135a8 L |
10308 | }, |
10309 | { | |
10310 | /* MOD_0F2B_PREFIX_1 */ | |
507bd325 | 10311 | {"movntss", { Md, XM }, PREFIX_OPCODE }, |
75c135a8 L |
10312 | }, |
10313 | { | |
10314 | /* MOD_0F2B_PREFIX_2 */ | |
507bd325 | 10315 | {"movntpd", { Mx, XM }, PREFIX_OPCODE }, |
75c135a8 L |
10316 | }, |
10317 | { | |
10318 | /* MOD_0F2B_PREFIX_3 */ | |
507bd325 | 10319 | {"movntsd", { Mq, XM }, PREFIX_OPCODE }, |
75c135a8 L |
10320 | }, |
10321 | { | |
a5aaedb9 | 10322 | /* MOD_0F50 */ |
592d1631 | 10323 | { Bad_Opcode }, |
507bd325 | 10324 | { "movmskpX", { Gdq, XS }, PREFIX_OPCODE }, |
75c135a8 | 10325 | }, |
b844680a | 10326 | { |
1ceb70f8 | 10327 | /* MOD_0F71_REG_2 */ |
592d1631 | 10328 | { Bad_Opcode }, |
bf890a93 | 10329 | { "psrlw", { MS, Ib }, 0 }, |
b844680a L |
10330 | }, |
10331 | { | |
1ceb70f8 | 10332 | /* MOD_0F71_REG_4 */ |
592d1631 | 10333 | { Bad_Opcode }, |
bf890a93 | 10334 | { "psraw", { MS, Ib }, 0 }, |
b844680a L |
10335 | }, |
10336 | { | |
1ceb70f8 | 10337 | /* MOD_0F71_REG_6 */ |
592d1631 | 10338 | { Bad_Opcode }, |
bf890a93 | 10339 | { "psllw", { MS, Ib }, 0 }, |
b844680a L |
10340 | }, |
10341 | { | |
1ceb70f8 | 10342 | /* MOD_0F72_REG_2 */ |
592d1631 | 10343 | { Bad_Opcode }, |
bf890a93 | 10344 | { "psrld", { MS, Ib }, 0 }, |
b844680a L |
10345 | }, |
10346 | { | |
1ceb70f8 | 10347 | /* MOD_0F72_REG_4 */ |
592d1631 | 10348 | { Bad_Opcode }, |
bf890a93 | 10349 | { "psrad", { MS, Ib }, 0 }, |
b844680a L |
10350 | }, |
10351 | { | |
1ceb70f8 | 10352 | /* MOD_0F72_REG_6 */ |
592d1631 | 10353 | { Bad_Opcode }, |
bf890a93 | 10354 | { "pslld", { MS, Ib }, 0 }, |
b844680a L |
10355 | }, |
10356 | { | |
1ceb70f8 | 10357 | /* MOD_0F73_REG_2 */ |
592d1631 | 10358 | { Bad_Opcode }, |
bf890a93 | 10359 | { "psrlq", { MS, Ib }, 0 }, |
b844680a L |
10360 | }, |
10361 | { | |
1ceb70f8 | 10362 | /* MOD_0F73_REG_3 */ |
592d1631 | 10363 | { Bad_Opcode }, |
c0f3af97 L |
10364 | { PREFIX_TABLE (PREFIX_0F73_REG_3) }, |
10365 | }, | |
10366 | { | |
10367 | /* MOD_0F73_REG_6 */ | |
592d1631 | 10368 | { Bad_Opcode }, |
bf890a93 | 10369 | { "psllq", { MS, Ib }, 0 }, |
c0f3af97 L |
10370 | }, |
10371 | { | |
10372 | /* MOD_0F73_REG_7 */ | |
592d1631 | 10373 | { Bad_Opcode }, |
c0f3af97 L |
10374 | { PREFIX_TABLE (PREFIX_0F73_REG_7) }, |
10375 | }, | |
10376 | { | |
10377 | /* MOD_0FAE_REG_0 */ | |
bf890a93 | 10378 | { "fxsave", { FXSAVE }, 0 }, |
f8687e93 | 10379 | { PREFIX_TABLE (PREFIX_0FAE_REG_0_MOD_3) }, |
c0f3af97 L |
10380 | }, |
10381 | { | |
10382 | /* MOD_0FAE_REG_1 */ | |
bf890a93 | 10383 | { "fxrstor", { FXSAVE }, 0 }, |
f8687e93 | 10384 | { PREFIX_TABLE (PREFIX_0FAE_REG_1_MOD_3) }, |
c0f3af97 L |
10385 | }, |
10386 | { | |
10387 | /* MOD_0FAE_REG_2 */ | |
bf890a93 | 10388 | { "ldmxcsr", { Md }, 0 }, |
f8687e93 | 10389 | { PREFIX_TABLE (PREFIX_0FAE_REG_2_MOD_3) }, |
c0f3af97 L |
10390 | }, |
10391 | { | |
10392 | /* MOD_0FAE_REG_3 */ | |
bf890a93 | 10393 | { "stmxcsr", { Md }, 0 }, |
f8687e93 | 10394 | { PREFIX_TABLE (PREFIX_0FAE_REG_3_MOD_3) }, |
c0f3af97 L |
10395 | }, |
10396 | { | |
10397 | /* MOD_0FAE_REG_4 */ | |
f8687e93 JB |
10398 | { PREFIX_TABLE (PREFIX_0FAE_REG_4_MOD_0) }, |
10399 | { PREFIX_TABLE (PREFIX_0FAE_REG_4_MOD_3) }, | |
c0f3af97 L |
10400 | }, |
10401 | { | |
10402 | /* MOD_0FAE_REG_5 */ | |
f8687e93 JB |
10403 | { PREFIX_TABLE (PREFIX_0FAE_REG_5_MOD_0) }, |
10404 | { PREFIX_TABLE (PREFIX_0FAE_REG_5_MOD_3) }, | |
c0f3af97 L |
10405 | }, |
10406 | { | |
10407 | /* MOD_0FAE_REG_6 */ | |
f8687e93 JB |
10408 | { PREFIX_TABLE (PREFIX_0FAE_REG_6_MOD_0) }, |
10409 | { PREFIX_TABLE (PREFIX_0FAE_REG_6_MOD_3) }, | |
c0f3af97 L |
10410 | }, |
10411 | { | |
10412 | /* MOD_0FAE_REG_7 */ | |
f8687e93 JB |
10413 | { PREFIX_TABLE (PREFIX_0FAE_REG_7_MOD_0) }, |
10414 | { RM_TABLE (RM_0FAE_REG_7_MOD_3) }, | |
c0f3af97 L |
10415 | }, |
10416 | { | |
10417 | /* MOD_0FB2 */ | |
bf890a93 | 10418 | { "lssS", { Gv, Mp }, 0 }, |
c0f3af97 L |
10419 | }, |
10420 | { | |
10421 | /* MOD_0FB4 */ | |
bf890a93 | 10422 | { "lfsS", { Gv, Mp }, 0 }, |
c0f3af97 L |
10423 | }, |
10424 | { | |
10425 | /* MOD_0FB5 */ | |
bf890a93 | 10426 | { "lgsS", { Gv, Mp }, 0 }, |
c0f3af97 | 10427 | }, |
a8484f96 L |
10428 | { |
10429 | /* MOD_0FC3 */ | |
f8687e93 | 10430 | { PREFIX_TABLE (PREFIX_0FC3_MOD_0) }, |
a8484f96 | 10431 | }, |
963f3586 IT |
10432 | { |
10433 | /* MOD_0FC7_REG_3 */ | |
a8484f96 | 10434 | { "xrstors", { FXSAVE }, 0 }, |
963f3586 IT |
10435 | }, |
10436 | { | |
10437 | /* MOD_0FC7_REG_4 */ | |
bf890a93 | 10438 | { "xsavec", { FXSAVE }, 0 }, |
963f3586 IT |
10439 | }, |
10440 | { | |
10441 | /* MOD_0FC7_REG_5 */ | |
bf890a93 | 10442 | { "xsaves", { FXSAVE }, 0 }, |
963f3586 | 10443 | }, |
c0f3af97 L |
10444 | { |
10445 | /* MOD_0FC7_REG_6 */ | |
f8687e93 JB |
10446 | { PREFIX_TABLE (PREFIX_0FC7_REG_6_MOD_0) }, |
10447 | { PREFIX_TABLE (PREFIX_0FC7_REG_6_MOD_3) } | |
c0f3af97 L |
10448 | }, |
10449 | { | |
10450 | /* MOD_0FC7_REG_7 */ | |
bf890a93 | 10451 | { "vmptrst", { Mq }, 0 }, |
f8687e93 | 10452 | { PREFIX_TABLE (PREFIX_0FC7_REG_7_MOD_3) } |
c0f3af97 L |
10453 | }, |
10454 | { | |
10455 | /* MOD_0FD7 */ | |
592d1631 | 10456 | { Bad_Opcode }, |
bf890a93 | 10457 | { "pmovmskb", { Gdq, MS }, 0 }, |
c0f3af97 L |
10458 | }, |
10459 | { | |
10460 | /* MOD_0FE7_PREFIX_2 */ | |
bf890a93 | 10461 | { "movntdq", { Mx, XM }, 0 }, |
c0f3af97 L |
10462 | }, |
10463 | { | |
10464 | /* MOD_0FF0_PREFIX_3 */ | |
bf890a93 | 10465 | { "lddqu", { XM, M }, 0 }, |
c0f3af97 L |
10466 | }, |
10467 | { | |
10468 | /* MOD_0F382A_PREFIX_2 */ | |
bf890a93 | 10469 | { "movntdqa", { XM, Mx }, 0 }, |
c0f3af97 | 10470 | }, |
603555e5 L |
10471 | { |
10472 | /* MOD_0F38F5_PREFIX_2 */ | |
10473 | { "wrussK", { M, Gdq }, PREFIX_OPCODE }, | |
10474 | }, | |
10475 | { | |
10476 | /* MOD_0F38F6_PREFIX_0 */ | |
10477 | { "wrssK", { M, Gdq }, PREFIX_OPCODE }, | |
10478 | }, | |
5d79adc4 L |
10479 | { |
10480 | /* MOD_0F38F8_PREFIX_1 */ | |
10481 | { "enqcmds", { Gva, M }, PREFIX_OPCODE }, | |
10482 | }, | |
c0a30a9f L |
10483 | { |
10484 | /* MOD_0F38F8_PREFIX_2 */ | |
10485 | { "movdir64b", { Gva, M }, PREFIX_OPCODE }, | |
10486 | }, | |
5d79adc4 L |
10487 | { |
10488 | /* MOD_0F38F8_PREFIX_3 */ | |
10489 | { "enqcmd", { Gva, M }, PREFIX_OPCODE }, | |
10490 | }, | |
c0a30a9f L |
10491 | { |
10492 | /* MOD_0F38F9_PREFIX_0 */ | |
77ad8092 | 10493 | { "movdiri", { Ev, Gv }, PREFIX_OPCODE }, |
c0a30a9f | 10494 | }, |
c0f3af97 L |
10495 | { |
10496 | /* MOD_62_32BIT */ | |
bf890a93 | 10497 | { "bound{S|}", { Gv, Ma }, 0 }, |
43234a1e | 10498 | { EVEX_TABLE (EVEX_0F) }, |
c0f3af97 L |
10499 | }, |
10500 | { | |
10501 | /* MOD_C4_32BIT */ | |
bf890a93 | 10502 | { "lesS", { Gv, Mp }, 0 }, |
c0f3af97 L |
10503 | { VEX_C4_TABLE (VEX_0F) }, |
10504 | }, | |
10505 | { | |
10506 | /* MOD_C5_32BIT */ | |
bf890a93 | 10507 | { "ldsS", { Gv, Mp }, 0 }, |
c0f3af97 L |
10508 | { VEX_C5_TABLE (VEX_0F) }, |
10509 | }, | |
10510 | { | |
592a252b L |
10511 | /* MOD_VEX_0F12_PREFIX_0 */ |
10512 | { VEX_LEN_TABLE (VEX_LEN_0F12_P_0_M_0) }, | |
10513 | { VEX_LEN_TABLE (VEX_LEN_0F12_P_0_M_1) }, | |
c0f3af97 | 10514 | }, |
18897deb JB |
10515 | { |
10516 | /* MOD_VEX_0F12_PREFIX_2 */ | |
10517 | { VEX_LEN_TABLE (VEX_LEN_0F12_P_2_M_0) }, | |
10518 | }, | |
c0f3af97 | 10519 | { |
592a252b L |
10520 | /* MOD_VEX_0F13 */ |
10521 | { VEX_LEN_TABLE (VEX_LEN_0F13_M_0) }, | |
c0f3af97 L |
10522 | }, |
10523 | { | |
592a252b L |
10524 | /* MOD_VEX_0F16_PREFIX_0 */ |
10525 | { VEX_LEN_TABLE (VEX_LEN_0F16_P_0_M_0) }, | |
10526 | { VEX_LEN_TABLE (VEX_LEN_0F16_P_0_M_1) }, | |
c0f3af97 | 10527 | }, |
18897deb JB |
10528 | { |
10529 | /* MOD_VEX_0F16_PREFIX_2 */ | |
10530 | { VEX_LEN_TABLE (VEX_LEN_0F16_P_2_M_0) }, | |
10531 | }, | |
c0f3af97 | 10532 | { |
592a252b L |
10533 | /* MOD_VEX_0F17 */ |
10534 | { VEX_LEN_TABLE (VEX_LEN_0F17_M_0) }, | |
c0f3af97 L |
10535 | }, |
10536 | { | |
592a252b | 10537 | /* MOD_VEX_0F2B */ |
bf926894 | 10538 | { "vmovntpX", { Mx, XM }, PREFIX_OPCODE }, |
c0f3af97 | 10539 | }, |
ab4e4ed5 AF |
10540 | { |
10541 | /* MOD_VEX_W_0_0F41_P_0_LEN_1 */ | |
10542 | { Bad_Opcode }, | |
10543 | { "kandw", { MaskG, MaskVex, MaskR }, 0 }, | |
10544 | }, | |
10545 | { | |
10546 | /* MOD_VEX_W_1_0F41_P_0_LEN_1 */ | |
10547 | { Bad_Opcode }, | |
10548 | { "kandq", { MaskG, MaskVex, MaskR }, 0 }, | |
10549 | }, | |
10550 | { | |
10551 | /* MOD_VEX_W_0_0F41_P_2_LEN_1 */ | |
10552 | { Bad_Opcode }, | |
10553 | { "kandb", { MaskG, MaskVex, MaskR }, 0 }, | |
10554 | }, | |
10555 | { | |
10556 | /* MOD_VEX_W_1_0F41_P_2_LEN_1 */ | |
10557 | { Bad_Opcode }, | |
10558 | { "kandd", { MaskG, MaskVex, MaskR }, 0 }, | |
10559 | }, | |
10560 | { | |
10561 | /* MOD_VEX_W_0_0F42_P_0_LEN_1 */ | |
10562 | { Bad_Opcode }, | |
10563 | { "kandnw", { MaskG, MaskVex, MaskR }, 0 }, | |
10564 | }, | |
10565 | { | |
10566 | /* MOD_VEX_W_1_0F42_P_0_LEN_1 */ | |
10567 | { Bad_Opcode }, | |
10568 | { "kandnq", { MaskG, MaskVex, MaskR }, 0 }, | |
10569 | }, | |
10570 | { | |
10571 | /* MOD_VEX_W_0_0F42_P_2_LEN_1 */ | |
10572 | { Bad_Opcode }, | |
10573 | { "kandnb", { MaskG, MaskVex, MaskR }, 0 }, | |
10574 | }, | |
10575 | { | |
10576 | /* MOD_VEX_W_1_0F42_P_2_LEN_1 */ | |
10577 | { Bad_Opcode }, | |
10578 | { "kandnd", { MaskG, MaskVex, MaskR }, 0 }, | |
10579 | }, | |
10580 | { | |
10581 | /* MOD_VEX_W_0_0F44_P_0_LEN_0 */ | |
10582 | { Bad_Opcode }, | |
10583 | { "knotw", { MaskG, MaskR }, 0 }, | |
10584 | }, | |
10585 | { | |
10586 | /* MOD_VEX_W_1_0F44_P_0_LEN_0 */ | |
10587 | { Bad_Opcode }, | |
10588 | { "knotq", { MaskG, MaskR }, 0 }, | |
10589 | }, | |
10590 | { | |
10591 | /* MOD_VEX_W_0_0F44_P_2_LEN_0 */ | |
10592 | { Bad_Opcode }, | |
10593 | { "knotb", { MaskG, MaskR }, 0 }, | |
10594 | }, | |
10595 | { | |
10596 | /* MOD_VEX_W_1_0F44_P_2_LEN_0 */ | |
10597 | { Bad_Opcode }, | |
10598 | { "knotd", { MaskG, MaskR }, 0 }, | |
10599 | }, | |
10600 | { | |
10601 | /* MOD_VEX_W_0_0F45_P_0_LEN_1 */ | |
10602 | { Bad_Opcode }, | |
10603 | { "korw", { MaskG, MaskVex, MaskR }, 0 }, | |
10604 | }, | |
10605 | { | |
10606 | /* MOD_VEX_W_1_0F45_P_0_LEN_1 */ | |
10607 | { Bad_Opcode }, | |
10608 | { "korq", { MaskG, MaskVex, MaskR }, 0 }, | |
10609 | }, | |
10610 | { | |
10611 | /* MOD_VEX_W_0_0F45_P_2_LEN_1 */ | |
10612 | { Bad_Opcode }, | |
10613 | { "korb", { MaskG, MaskVex, MaskR }, 0 }, | |
10614 | }, | |
10615 | { | |
10616 | /* MOD_VEX_W_1_0F45_P_2_LEN_1 */ | |
10617 | { Bad_Opcode }, | |
10618 | { "kord", { MaskG, MaskVex, MaskR }, 0 }, | |
10619 | }, | |
10620 | { | |
10621 | /* MOD_VEX_W_0_0F46_P_0_LEN_1 */ | |
10622 | { Bad_Opcode }, | |
10623 | { "kxnorw", { MaskG, MaskVex, MaskR }, 0 }, | |
10624 | }, | |
10625 | { | |
10626 | /* MOD_VEX_W_1_0F46_P_0_LEN_1 */ | |
10627 | { Bad_Opcode }, | |
10628 | { "kxnorq", { MaskG, MaskVex, MaskR }, 0 }, | |
10629 | }, | |
10630 | { | |
10631 | /* MOD_VEX_W_0_0F46_P_2_LEN_1 */ | |
10632 | { Bad_Opcode }, | |
10633 | { "kxnorb", { MaskG, MaskVex, MaskR }, 0 }, | |
10634 | }, | |
10635 | { | |
10636 | /* MOD_VEX_W_1_0F46_P_2_LEN_1 */ | |
10637 | { Bad_Opcode }, | |
10638 | { "kxnord", { MaskG, MaskVex, MaskR }, 0 }, | |
10639 | }, | |
10640 | { | |
10641 | /* MOD_VEX_W_0_0F47_P_0_LEN_1 */ | |
10642 | { Bad_Opcode }, | |
10643 | { "kxorw", { MaskG, MaskVex, MaskR }, 0 }, | |
10644 | }, | |
10645 | { | |
10646 | /* MOD_VEX_W_1_0F47_P_0_LEN_1 */ | |
10647 | { Bad_Opcode }, | |
10648 | { "kxorq", { MaskG, MaskVex, MaskR }, 0 }, | |
10649 | }, | |
10650 | { | |
10651 | /* MOD_VEX_W_0_0F47_P_2_LEN_1 */ | |
10652 | { Bad_Opcode }, | |
10653 | { "kxorb", { MaskG, MaskVex, MaskR }, 0 }, | |
10654 | }, | |
10655 | { | |
10656 | /* MOD_VEX_W_1_0F47_P_2_LEN_1 */ | |
10657 | { Bad_Opcode }, | |
10658 | { "kxord", { MaskG, MaskVex, MaskR }, 0 }, | |
10659 | }, | |
10660 | { | |
10661 | /* MOD_VEX_W_0_0F4A_P_0_LEN_1 */ | |
10662 | { Bad_Opcode }, | |
10663 | { "kaddw", { MaskG, MaskVex, MaskR }, 0 }, | |
10664 | }, | |
10665 | { | |
10666 | /* MOD_VEX_W_1_0F4A_P_0_LEN_1 */ | |
10667 | { Bad_Opcode }, | |
10668 | { "kaddq", { MaskG, MaskVex, MaskR }, 0 }, | |
10669 | }, | |
10670 | { | |
10671 | /* MOD_VEX_W_0_0F4A_P_2_LEN_1 */ | |
10672 | { Bad_Opcode }, | |
10673 | { "kaddb", { MaskG, MaskVex, MaskR }, 0 }, | |
10674 | }, | |
10675 | { | |
10676 | /* MOD_VEX_W_1_0F4A_P_2_LEN_1 */ | |
10677 | { Bad_Opcode }, | |
10678 | { "kaddd", { MaskG, MaskVex, MaskR }, 0 }, | |
10679 | }, | |
10680 | { | |
10681 | /* MOD_VEX_W_0_0F4B_P_0_LEN_1 */ | |
10682 | { Bad_Opcode }, | |
10683 | { "kunpckwd", { MaskG, MaskVex, MaskR }, 0 }, | |
10684 | }, | |
10685 | { | |
10686 | /* MOD_VEX_W_1_0F4B_P_0_LEN_1 */ | |
10687 | { Bad_Opcode }, | |
10688 | { "kunpckdq", { MaskG, MaskVex, MaskR }, 0 }, | |
10689 | }, | |
10690 | { | |
10691 | /* MOD_VEX_W_0_0F4B_P_2_LEN_1 */ | |
10692 | { Bad_Opcode }, | |
10693 | { "kunpckbw", { MaskG, MaskVex, MaskR }, 0 }, | |
10694 | }, | |
c0f3af97 | 10695 | { |
592a252b | 10696 | /* MOD_VEX_0F50 */ |
592d1631 | 10697 | { Bad_Opcode }, |
bf926894 | 10698 | { "vmovmskpX", { Gdq, XS }, PREFIX_OPCODE }, |
c0f3af97 L |
10699 | }, |
10700 | { | |
592a252b | 10701 | /* MOD_VEX_0F71_REG_2 */ |
592d1631 | 10702 | { Bad_Opcode }, |
592a252b | 10703 | { PREFIX_TABLE (PREFIX_VEX_0F71_REG_2) }, |
b844680a L |
10704 | }, |
10705 | { | |
592a252b | 10706 | /* MOD_VEX_0F71_REG_4 */ |
592d1631 | 10707 | { Bad_Opcode }, |
592a252b | 10708 | { PREFIX_TABLE (PREFIX_VEX_0F71_REG_4) }, |
b844680a L |
10709 | }, |
10710 | { | |
592a252b | 10711 | /* MOD_VEX_0F71_REG_6 */ |
592d1631 | 10712 | { Bad_Opcode }, |
592a252b | 10713 | { PREFIX_TABLE (PREFIX_VEX_0F71_REG_6) }, |
b844680a L |
10714 | }, |
10715 | { | |
592a252b | 10716 | /* MOD_VEX_0F72_REG_2 */ |
592d1631 | 10717 | { Bad_Opcode }, |
592a252b | 10718 | { PREFIX_TABLE (PREFIX_VEX_0F72_REG_2) }, |
b844680a | 10719 | }, |
d8faab4e | 10720 | { |
592a252b | 10721 | /* MOD_VEX_0F72_REG_4 */ |
592d1631 | 10722 | { Bad_Opcode }, |
592a252b | 10723 | { PREFIX_TABLE (PREFIX_VEX_0F72_REG_4) }, |
d8faab4e L |
10724 | }, |
10725 | { | |
592a252b | 10726 | /* MOD_VEX_0F72_REG_6 */ |
592d1631 | 10727 | { Bad_Opcode }, |
592a252b | 10728 | { PREFIX_TABLE (PREFIX_VEX_0F72_REG_6) }, |
d8faab4e | 10729 | }, |
876d4bfa | 10730 | { |
592a252b | 10731 | /* MOD_VEX_0F73_REG_2 */ |
592d1631 | 10732 | { Bad_Opcode }, |
592a252b | 10733 | { PREFIX_TABLE (PREFIX_VEX_0F73_REG_2) }, |
876d4bfa L |
10734 | }, |
10735 | { | |
592a252b | 10736 | /* MOD_VEX_0F73_REG_3 */ |
592d1631 | 10737 | { Bad_Opcode }, |
592a252b | 10738 | { PREFIX_TABLE (PREFIX_VEX_0F73_REG_3) }, |
475a2301 L |
10739 | }, |
10740 | { | |
592a252b | 10741 | /* MOD_VEX_0F73_REG_6 */ |
592d1631 | 10742 | { Bad_Opcode }, |
592a252b | 10743 | { PREFIX_TABLE (PREFIX_VEX_0F73_REG_6) }, |
876d4bfa L |
10744 | }, |
10745 | { | |
592a252b | 10746 | /* MOD_VEX_0F73_REG_7 */ |
592d1631 | 10747 | { Bad_Opcode }, |
592a252b | 10748 | { PREFIX_TABLE (PREFIX_VEX_0F73_REG_7) }, |
876d4bfa | 10749 | }, |
ab4e4ed5 AF |
10750 | { |
10751 | /* MOD_VEX_W_0_0F91_P_0_LEN_0 */ | |
10752 | { "kmovw", { Ew, MaskG }, 0 }, | |
10753 | { Bad_Opcode }, | |
10754 | }, | |
10755 | { | |
10756 | /* MOD_VEX_W_0_0F91_P_0_LEN_0 */ | |
10757 | { "kmovq", { Eq, MaskG }, 0 }, | |
10758 | { Bad_Opcode }, | |
10759 | }, | |
10760 | { | |
10761 | /* MOD_VEX_W_0_0F91_P_2_LEN_0 */ | |
10762 | { "kmovb", { Eb, MaskG }, 0 }, | |
10763 | { Bad_Opcode }, | |
10764 | }, | |
10765 | { | |
10766 | /* MOD_VEX_W_0_0F91_P_2_LEN_0 */ | |
10767 | { "kmovd", { Ed, MaskG }, 0 }, | |
10768 | { Bad_Opcode }, | |
10769 | }, | |
10770 | { | |
10771 | /* MOD_VEX_W_0_0F92_P_0_LEN_0 */ | |
10772 | { Bad_Opcode }, | |
10773 | { "kmovw", { MaskG, Rdq }, 0 }, | |
10774 | }, | |
10775 | { | |
10776 | /* MOD_VEX_W_0_0F92_P_2_LEN_0 */ | |
10777 | { Bad_Opcode }, | |
10778 | { "kmovb", { MaskG, Rdq }, 0 }, | |
10779 | }, | |
10780 | { | |
58a211d2 | 10781 | /* MOD_VEX_0F92_P_3_LEN_0 */ |
ab4e4ed5 | 10782 | { Bad_Opcode }, |
58a211d2 | 10783 | { "kmovK", { MaskG, Rdq }, 0 }, |
ab4e4ed5 AF |
10784 | }, |
10785 | { | |
10786 | /* MOD_VEX_W_0_0F93_P_0_LEN_0 */ | |
10787 | { Bad_Opcode }, | |
10788 | { "kmovw", { Gdq, MaskR }, 0 }, | |
10789 | }, | |
10790 | { | |
10791 | /* MOD_VEX_W_0_0F93_P_2_LEN_0 */ | |
10792 | { Bad_Opcode }, | |
10793 | { "kmovb", { Gdq, MaskR }, 0 }, | |
10794 | }, | |
10795 | { | |
58a211d2 | 10796 | /* MOD_VEX_0F93_P_3_LEN_0 */ |
ab4e4ed5 | 10797 | { Bad_Opcode }, |
58a211d2 | 10798 | { "kmovK", { Gdq, MaskR }, 0 }, |
ab4e4ed5 AF |
10799 | }, |
10800 | { | |
10801 | /* MOD_VEX_W_0_0F98_P_0_LEN_0 */ | |
10802 | { Bad_Opcode }, | |
10803 | { "kortestw", { MaskG, MaskR }, 0 }, | |
10804 | }, | |
10805 | { | |
10806 | /* MOD_VEX_W_1_0F98_P_0_LEN_0 */ | |
10807 | { Bad_Opcode }, | |
10808 | { "kortestq", { MaskG, MaskR }, 0 }, | |
10809 | }, | |
10810 | { | |
10811 | /* MOD_VEX_W_0_0F98_P_2_LEN_0 */ | |
10812 | { Bad_Opcode }, | |
10813 | { "kortestb", { MaskG, MaskR }, 0 }, | |
10814 | }, | |
10815 | { | |
10816 | /* MOD_VEX_W_1_0F98_P_2_LEN_0 */ | |
10817 | { Bad_Opcode }, | |
10818 | { "kortestd", { MaskG, MaskR }, 0 }, | |
10819 | }, | |
10820 | { | |
10821 | /* MOD_VEX_W_0_0F99_P_0_LEN_0 */ | |
10822 | { Bad_Opcode }, | |
10823 | { "ktestw", { MaskG, MaskR }, 0 }, | |
10824 | }, | |
10825 | { | |
10826 | /* MOD_VEX_W_1_0F99_P_0_LEN_0 */ | |
10827 | { Bad_Opcode }, | |
10828 | { "ktestq", { MaskG, MaskR }, 0 }, | |
10829 | }, | |
10830 | { | |
10831 | /* MOD_VEX_W_0_0F99_P_2_LEN_0 */ | |
10832 | { Bad_Opcode }, | |
10833 | { "ktestb", { MaskG, MaskR }, 0 }, | |
10834 | }, | |
10835 | { | |
10836 | /* MOD_VEX_W_1_0F99_P_2_LEN_0 */ | |
10837 | { Bad_Opcode }, | |
10838 | { "ktestd", { MaskG, MaskR }, 0 }, | |
10839 | }, | |
876d4bfa | 10840 | { |
592a252b L |
10841 | /* MOD_VEX_0FAE_REG_2 */ |
10842 | { VEX_LEN_TABLE (VEX_LEN_0FAE_R_2_M_0) }, | |
876d4bfa | 10843 | }, |
bbedc832 | 10844 | { |
592a252b L |
10845 | /* MOD_VEX_0FAE_REG_3 */ |
10846 | { VEX_LEN_TABLE (VEX_LEN_0FAE_R_3_M_0) }, | |
bbedc832 | 10847 | }, |
144c41d9 | 10848 | { |
592a252b | 10849 | /* MOD_VEX_0FD7_PREFIX_2 */ |
592d1631 | 10850 | { Bad_Opcode }, |
ec6f095a | 10851 | { "vpmovmskb", { Gdq, XS }, 0 }, |
144c41d9 | 10852 | }, |
1afd85e3 | 10853 | { |
592a252b | 10854 | /* MOD_VEX_0FE7_PREFIX_2 */ |
ec6f095a | 10855 | { "vmovntdq", { Mx, XM }, 0 }, |
1afd85e3 L |
10856 | }, |
10857 | { | |
592a252b | 10858 | /* MOD_VEX_0FF0_PREFIX_3 */ |
ec6f095a | 10859 | { "vlddqu", { XM, M }, 0 }, |
92fddf8e | 10860 | }, |
75c135a8 | 10861 | { |
592a252b L |
10862 | /* MOD_VEX_0F381A_PREFIX_2 */ |
10863 | { VEX_LEN_TABLE (VEX_LEN_0F381A_P_2_M_0) }, | |
75c135a8 | 10864 | }, |
1afd85e3 | 10865 | { |
592a252b | 10866 | /* MOD_VEX_0F382A_PREFIX_2 */ |
ec6f095a | 10867 | { "vmovntdqa", { XM, Mx }, 0 }, |
1afd85e3 | 10868 | }, |
75c135a8 | 10869 | { |
592a252b L |
10870 | /* MOD_VEX_0F382C_PREFIX_2 */ |
10871 | { VEX_W_TABLE (VEX_W_0F382C_P_2_M_0) }, | |
75c135a8 | 10872 | }, |
1afd85e3 | 10873 | { |
592a252b L |
10874 | /* MOD_VEX_0F382D_PREFIX_2 */ |
10875 | { VEX_W_TABLE (VEX_W_0F382D_P_2_M_0) }, | |
1afd85e3 L |
10876 | }, |
10877 | { | |
592a252b L |
10878 | /* MOD_VEX_0F382E_PREFIX_2 */ |
10879 | { VEX_W_TABLE (VEX_W_0F382E_P_2_M_0) }, | |
1afd85e3 L |
10880 | }, |
10881 | { | |
592a252b L |
10882 | /* MOD_VEX_0F382F_PREFIX_2 */ |
10883 | { VEX_W_TABLE (VEX_W_0F382F_P_2_M_0) }, | |
1afd85e3 | 10884 | }, |
6c30d220 L |
10885 | { |
10886 | /* MOD_VEX_0F385A_PREFIX_2 */ | |
10887 | { VEX_LEN_TABLE (VEX_LEN_0F385A_P_2_M_0) }, | |
10888 | }, | |
10889 | { | |
10890 | /* MOD_VEX_0F388C_PREFIX_2 */ | |
bf890a93 | 10891 | { "vpmaskmov%LW", { XM, Vex, Mx }, 0 }, |
6c30d220 L |
10892 | }, |
10893 | { | |
10894 | /* MOD_VEX_0F388E_PREFIX_2 */ | |
bf890a93 | 10895 | { "vpmaskmov%LW", { Mx, Vex, XM }, 0 }, |
6c30d220 | 10896 | }, |
ab4e4ed5 AF |
10897 | { |
10898 | /* MOD_VEX_W_0_0F3A30_P_2_LEN_0 */ | |
10899 | { Bad_Opcode }, | |
10900 | { "kshiftrb", { MaskG, MaskR, Ib }, 0 }, | |
10901 | }, | |
10902 | { | |
10903 | /* MOD_VEX_W_1_0F3A30_P_2_LEN_0 */ | |
10904 | { Bad_Opcode }, | |
10905 | { "kshiftrw", { MaskG, MaskR, Ib }, 0 }, | |
10906 | }, | |
10907 | { | |
10908 | /* MOD_VEX_W_0_0F3A31_P_2_LEN_0 */ | |
10909 | { Bad_Opcode }, | |
10910 | { "kshiftrd", { MaskG, MaskR, Ib }, 0 }, | |
10911 | }, | |
10912 | { | |
10913 | /* MOD_VEX_W_1_0F3A31_P_2_LEN_0 */ | |
10914 | { Bad_Opcode }, | |
10915 | { "kshiftrq", { MaskG, MaskR, Ib }, 0 }, | |
10916 | }, | |
10917 | { | |
10918 | /* MOD_VEX_W_0_0F3A32_P_2_LEN_0 */ | |
10919 | { Bad_Opcode }, | |
10920 | { "kshiftlb", { MaskG, MaskR, Ib }, 0 }, | |
10921 | }, | |
10922 | { | |
10923 | /* MOD_VEX_W_1_0F3A32_P_2_LEN_0 */ | |
10924 | { Bad_Opcode }, | |
10925 | { "kshiftlw", { MaskG, MaskR, Ib }, 0 }, | |
10926 | }, | |
10927 | { | |
10928 | /* MOD_VEX_W_0_0F3A33_P_2_LEN_0 */ | |
10929 | { Bad_Opcode }, | |
10930 | { "kshiftld", { MaskG, MaskR, Ib }, 0 }, | |
10931 | }, | |
10932 | { | |
10933 | /* MOD_VEX_W_1_0F3A33_P_2_LEN_0 */ | |
10934 | { Bad_Opcode }, | |
10935 | { "kshiftlq", { MaskG, MaskR, Ib }, 0 }, | |
10936 | }, | |
ad692897 L |
10937 | |
10938 | #include "i386-dis-evex-mod.h" | |
b844680a L |
10939 | }; |
10940 | ||
1ceb70f8 | 10941 | static const struct dis386 rm_table[][8] = { |
42164a71 L |
10942 | { |
10943 | /* RM_C6_REG_7 */ | |
bf890a93 | 10944 | { "xabort", { Skip_MODRM, Ib }, 0 }, |
42164a71 L |
10945 | }, |
10946 | { | |
10947 | /* RM_C7_REG_7 */ | |
376cd056 | 10948 | { "xbeginT", { Skip_MODRM, Jdqw }, 0 }, |
42164a71 | 10949 | }, |
b844680a | 10950 | { |
1ceb70f8 | 10951 | /* RM_0F01_REG_0 */ |
a4e78aa5 | 10952 | { "enclv", { Skip_MODRM }, 0 }, |
bf890a93 IT |
10953 | { "vmcall", { Skip_MODRM }, 0 }, |
10954 | { "vmlaunch", { Skip_MODRM }, 0 }, | |
10955 | { "vmresume", { Skip_MODRM }, 0 }, | |
10956 | { "vmxoff", { Skip_MODRM }, 0 }, | |
be3a8dca | 10957 | { "pconfig", { Skip_MODRM }, 0 }, |
b844680a L |
10958 | }, |
10959 | { | |
1ceb70f8 | 10960 | /* RM_0F01_REG_1 */ |
bf890a93 IT |
10961 | { "monitor", { { OP_Monitor, 0 } }, 0 }, |
10962 | { "mwait", { { OP_Mwait, 0 } }, 0 }, | |
10963 | { "clac", { Skip_MODRM }, 0 }, | |
10964 | { "stac", { Skip_MODRM }, 0 }, | |
2cf200a4 IT |
10965 | { Bad_Opcode }, |
10966 | { Bad_Opcode }, | |
10967 | { Bad_Opcode }, | |
bf890a93 | 10968 | { "encls", { Skip_MODRM }, 0 }, |
b844680a | 10969 | }, |
475a2301 L |
10970 | { |
10971 | /* RM_0F01_REG_2 */ | |
bf890a93 IT |
10972 | { "xgetbv", { Skip_MODRM }, 0 }, |
10973 | { "xsetbv", { Skip_MODRM }, 0 }, | |
8729a6f6 L |
10974 | { Bad_Opcode }, |
10975 | { Bad_Opcode }, | |
bf890a93 IT |
10976 | { "vmfunc", { Skip_MODRM }, 0 }, |
10977 | { "xend", { Skip_MODRM }, 0 }, | |
10978 | { "xtest", { Skip_MODRM }, 0 }, | |
10979 | { "enclu", { Skip_MODRM }, 0 }, | |
475a2301 | 10980 | }, |
b844680a | 10981 | { |
1ceb70f8 | 10982 | /* RM_0F01_REG_3 */ |
bf890a93 | 10983 | { "vmrun", { Skip_MODRM }, 0 }, |
a847e322 | 10984 | { PREFIX_TABLE (PREFIX_0F01_REG_3_RM_1) }, |
bf890a93 IT |
10985 | { "vmload", { Skip_MODRM }, 0 }, |
10986 | { "vmsave", { Skip_MODRM }, 0 }, | |
10987 | { "stgi", { Skip_MODRM }, 0 }, | |
10988 | { "clgi", { Skip_MODRM }, 0 }, | |
10989 | { "skinit", { Skip_MODRM }, 0 }, | |
10990 | { "invlpga", { Skip_MODRM }, 0 }, | |
4e7d34a6 | 10991 | }, |
8eab4136 | 10992 | { |
f8687e93 JB |
10993 | /* RM_0F01_REG_5_MOD_3 */ |
10994 | { PREFIX_TABLE (PREFIX_0F01_REG_5_MOD_3_RM_0) }, | |
bb651e8b | 10995 | { PREFIX_TABLE (PREFIX_0F01_REG_5_MOD_3_RM_1) }, |
f8687e93 | 10996 | { PREFIX_TABLE (PREFIX_0F01_REG_5_MOD_3_RM_2) }, |
8eab4136 L |
10997 | { Bad_Opcode }, |
10998 | { Bad_Opcode }, | |
10999 | { Bad_Opcode }, | |
11000 | { "rdpkru", { Skip_MODRM }, 0 }, | |
11001 | { "wrpkru", { Skip_MODRM }, 0 }, | |
11002 | }, | |
4e7d34a6 | 11003 | { |
f8687e93 | 11004 | /* RM_0F01_REG_7_MOD_3 */ |
bf890a93 IT |
11005 | { "swapgs", { Skip_MODRM }, 0 }, |
11006 | { "rdtscp", { Skip_MODRM }, 0 }, | |
267b8516 JB |
11007 | { PREFIX_TABLE (PREFIX_0F01_REG_7_MOD_3_RM_2) }, |
11008 | { PREFIX_TABLE (PREFIX_0F01_REG_7_MOD_3_RM_3) }, | |
bf890a93 | 11009 | { "clzero", { Skip_MODRM }, 0 }, |
142861df | 11010 | { "rdpru", { Skip_MODRM }, 0 }, |
b844680a | 11011 | }, |
603555e5 | 11012 | { |
f8687e93 | 11013 | /* RM_0F1E_P_1_MOD_3_REG_7 */ |
603555e5 L |
11014 | { "nopQ", { Ev }, 0 }, |
11015 | { "nopQ", { Ev }, 0 }, | |
11016 | { "endbr64", { Skip_MODRM }, PREFIX_OPCODE }, | |
11017 | { "endbr32", { Skip_MODRM }, PREFIX_OPCODE }, | |
11018 | { "nopQ", { Ev }, 0 }, | |
11019 | { "nopQ", { Ev }, 0 }, | |
11020 | { "nopQ", { Ev }, 0 }, | |
11021 | { "nopQ", { Ev }, 0 }, | |
11022 | }, | |
b844680a | 11023 | { |
f8687e93 | 11024 | /* RM_0FAE_REG_6_MOD_3 */ |
bf890a93 | 11025 | { "mfence", { Skip_MODRM }, 0 }, |
b844680a | 11026 | }, |
bbedc832 | 11027 | { |
f8687e93 | 11028 | /* RM_0FAE_REG_7_MOD_3 */ |
b5cefcca L |
11029 | { "sfence", { Skip_MODRM }, 0 }, |
11030 | ||
144c41d9 | 11031 | }, |
b844680a L |
11032 | }; |
11033 | ||
c608c12e AM |
11034 | #define INTERNAL_DISASSEMBLER_ERROR _("<internal disassembler error>") |
11035 | ||
f16cd0d5 L |
11036 | /* We use the high bit to indicate different name for the same |
11037 | prefix. */ | |
f16cd0d5 | 11038 | #define REP_PREFIX (0xf3 | 0x100) |
42164a71 L |
11039 | #define XACQUIRE_PREFIX (0xf2 | 0x200) |
11040 | #define XRELEASE_PREFIX (0xf3 | 0x400) | |
7e8b059b | 11041 | #define BND_PREFIX (0xf2 | 0x400) |
04ef582a | 11042 | #define NOTRACK_PREFIX (0x3e | 0x100) |
f16cd0d5 | 11043 | |
1d67fe3b TT |
11044 | /* Remember if the current op is a jump instruction. */ |
11045 | static bfd_boolean op_is_jump = FALSE; | |
11046 | ||
f16cd0d5 | 11047 | static int |
26ca5450 | 11048 | ckprefix (void) |
252b5132 | 11049 | { |
f16cd0d5 | 11050 | int newrex, i, length; |
52b15da3 | 11051 | rex = 0; |
252b5132 | 11052 | prefixes = 0; |
7d421014 | 11053 | used_prefixes = 0; |
52b15da3 | 11054 | rex_used = 0; |
f16cd0d5 L |
11055 | last_lock_prefix = -1; |
11056 | last_repz_prefix = -1; | |
11057 | last_repnz_prefix = -1; | |
11058 | last_data_prefix = -1; | |
11059 | last_addr_prefix = -1; | |
11060 | last_rex_prefix = -1; | |
11061 | last_seg_prefix = -1; | |
d9949a36 | 11062 | fwait_prefix = -1; |
285ca992 | 11063 | active_seg_prefix = 0; |
f310f33d L |
11064 | for (i = 0; i < (int) ARRAY_SIZE (all_prefixes); i++) |
11065 | all_prefixes[i] = 0; | |
11066 | i = 0; | |
f16cd0d5 L |
11067 | length = 0; |
11068 | /* The maximum instruction length is 15bytes. */ | |
11069 | while (length < MAX_CODE_LENGTH - 1) | |
252b5132 RH |
11070 | { |
11071 | FETCH_DATA (the_info, codep + 1); | |
52b15da3 | 11072 | newrex = 0; |
252b5132 RH |
11073 | switch (*codep) |
11074 | { | |
52b15da3 JH |
11075 | /* REX prefixes family. */ |
11076 | case 0x40: | |
11077 | case 0x41: | |
11078 | case 0x42: | |
11079 | case 0x43: | |
11080 | case 0x44: | |
11081 | case 0x45: | |
11082 | case 0x46: | |
11083 | case 0x47: | |
11084 | case 0x48: | |
11085 | case 0x49: | |
11086 | case 0x4a: | |
11087 | case 0x4b: | |
11088 | case 0x4c: | |
11089 | case 0x4d: | |
11090 | case 0x4e: | |
11091 | case 0x4f: | |
f16cd0d5 L |
11092 | if (address_mode == mode_64bit) |
11093 | newrex = *codep; | |
11094 | else | |
11095 | return 1; | |
11096 | last_rex_prefix = i; | |
52b15da3 | 11097 | break; |
252b5132 RH |
11098 | case 0xf3: |
11099 | prefixes |= PREFIX_REPZ; | |
f16cd0d5 | 11100 | last_repz_prefix = i; |
252b5132 RH |
11101 | break; |
11102 | case 0xf2: | |
11103 | prefixes |= PREFIX_REPNZ; | |
f16cd0d5 | 11104 | last_repnz_prefix = i; |
252b5132 RH |
11105 | break; |
11106 | case 0xf0: | |
11107 | prefixes |= PREFIX_LOCK; | |
f16cd0d5 | 11108 | last_lock_prefix = i; |
252b5132 RH |
11109 | break; |
11110 | case 0x2e: | |
11111 | prefixes |= PREFIX_CS; | |
f16cd0d5 | 11112 | last_seg_prefix = i; |
285ca992 | 11113 | active_seg_prefix = PREFIX_CS; |
252b5132 RH |
11114 | break; |
11115 | case 0x36: | |
11116 | prefixes |= PREFIX_SS; | |
f16cd0d5 | 11117 | last_seg_prefix = i; |
285ca992 | 11118 | active_seg_prefix = PREFIX_SS; |
252b5132 RH |
11119 | break; |
11120 | case 0x3e: | |
11121 | prefixes |= PREFIX_DS; | |
f16cd0d5 | 11122 | last_seg_prefix = i; |
285ca992 | 11123 | active_seg_prefix = PREFIX_DS; |
252b5132 RH |
11124 | break; |
11125 | case 0x26: | |
11126 | prefixes |= PREFIX_ES; | |
f16cd0d5 | 11127 | last_seg_prefix = i; |
285ca992 | 11128 | active_seg_prefix = PREFIX_ES; |
252b5132 RH |
11129 | break; |
11130 | case 0x64: | |
11131 | prefixes |= PREFIX_FS; | |
f16cd0d5 | 11132 | last_seg_prefix = i; |
285ca992 | 11133 | active_seg_prefix = PREFIX_FS; |
252b5132 RH |
11134 | break; |
11135 | case 0x65: | |
11136 | prefixes |= PREFIX_GS; | |
f16cd0d5 | 11137 | last_seg_prefix = i; |
285ca992 | 11138 | active_seg_prefix = PREFIX_GS; |
252b5132 RH |
11139 | break; |
11140 | case 0x66: | |
11141 | prefixes |= PREFIX_DATA; | |
f16cd0d5 | 11142 | last_data_prefix = i; |
252b5132 RH |
11143 | break; |
11144 | case 0x67: | |
11145 | prefixes |= PREFIX_ADDR; | |
f16cd0d5 | 11146 | last_addr_prefix = i; |
252b5132 | 11147 | break; |
5076851f | 11148 | case FWAIT_OPCODE: |
252b5132 RH |
11149 | /* fwait is really an instruction. If there are prefixes |
11150 | before the fwait, they belong to the fwait, *not* to the | |
11151 | following instruction. */ | |
d9949a36 | 11152 | fwait_prefix = i; |
3e7d61b2 | 11153 | if (prefixes || rex) |
252b5132 RH |
11154 | { |
11155 | prefixes |= PREFIX_FWAIT; | |
11156 | codep++; | |
6c067bbb RM |
11157 | /* This ensures that the previous REX prefixes are noticed |
11158 | as unused prefixes, as in the return case below. */ | |
11159 | rex_used = rex; | |
f16cd0d5 | 11160 | return 1; |
252b5132 RH |
11161 | } |
11162 | prefixes = PREFIX_FWAIT; | |
11163 | break; | |
11164 | default: | |
f16cd0d5 | 11165 | return 1; |
252b5132 | 11166 | } |
52b15da3 JH |
11167 | /* Rex is ignored when followed by another prefix. */ |
11168 | if (rex) | |
11169 | { | |
3e7d61b2 | 11170 | rex_used = rex; |
f16cd0d5 | 11171 | return 1; |
52b15da3 | 11172 | } |
f16cd0d5 | 11173 | if (*codep != FWAIT_OPCODE) |
4e9ac44a | 11174 | all_prefixes[i++] = *codep; |
52b15da3 | 11175 | rex = newrex; |
252b5132 | 11176 | codep++; |
f16cd0d5 L |
11177 | length++; |
11178 | } | |
11179 | return 0; | |
11180 | } | |
11181 | ||
7d421014 ILT |
11182 | /* Return the name of the prefix byte PREF, or NULL if PREF is not a |
11183 | prefix byte. */ | |
11184 | ||
11185 | static const char * | |
26ca5450 | 11186 | prefix_name (int pref, int sizeflag) |
7d421014 | 11187 | { |
0003779b L |
11188 | static const char *rexes [16] = |
11189 | { | |
11190 | "rex", /* 0x40 */ | |
11191 | "rex.B", /* 0x41 */ | |
11192 | "rex.X", /* 0x42 */ | |
11193 | "rex.XB", /* 0x43 */ | |
11194 | "rex.R", /* 0x44 */ | |
11195 | "rex.RB", /* 0x45 */ | |
11196 | "rex.RX", /* 0x46 */ | |
11197 | "rex.RXB", /* 0x47 */ | |
11198 | "rex.W", /* 0x48 */ | |
11199 | "rex.WB", /* 0x49 */ | |
11200 | "rex.WX", /* 0x4a */ | |
11201 | "rex.WXB", /* 0x4b */ | |
11202 | "rex.WR", /* 0x4c */ | |
11203 | "rex.WRB", /* 0x4d */ | |
11204 | "rex.WRX", /* 0x4e */ | |
11205 | "rex.WRXB", /* 0x4f */ | |
11206 | }; | |
11207 | ||
7d421014 ILT |
11208 | switch (pref) |
11209 | { | |
52b15da3 JH |
11210 | /* REX prefixes family. */ |
11211 | case 0x40: | |
52b15da3 | 11212 | case 0x41: |
52b15da3 | 11213 | case 0x42: |
52b15da3 | 11214 | case 0x43: |
52b15da3 | 11215 | case 0x44: |
52b15da3 | 11216 | case 0x45: |
52b15da3 | 11217 | case 0x46: |
52b15da3 | 11218 | case 0x47: |
52b15da3 | 11219 | case 0x48: |
52b15da3 | 11220 | case 0x49: |
52b15da3 | 11221 | case 0x4a: |
52b15da3 | 11222 | case 0x4b: |
52b15da3 | 11223 | case 0x4c: |
52b15da3 | 11224 | case 0x4d: |
52b15da3 | 11225 | case 0x4e: |
52b15da3 | 11226 | case 0x4f: |
0003779b | 11227 | return rexes [pref - 0x40]; |
7d421014 ILT |
11228 | case 0xf3: |
11229 | return "repz"; | |
11230 | case 0xf2: | |
11231 | return "repnz"; | |
11232 | case 0xf0: | |
11233 | return "lock"; | |
11234 | case 0x2e: | |
11235 | return "cs"; | |
11236 | case 0x36: | |
11237 | return "ss"; | |
11238 | case 0x3e: | |
11239 | return "ds"; | |
11240 | case 0x26: | |
11241 | return "es"; | |
11242 | case 0x64: | |
11243 | return "fs"; | |
11244 | case 0x65: | |
11245 | return "gs"; | |
11246 | case 0x66: | |
11247 | return (sizeflag & DFLAG) ? "data16" : "data32"; | |
11248 | case 0x67: | |
cb712a9e | 11249 | if (address_mode == mode_64bit) |
db6eb5be | 11250 | return (sizeflag & AFLAG) ? "addr32" : "addr64"; |
c1a64871 | 11251 | else |
2888cb7a | 11252 | return (sizeflag & AFLAG) ? "addr16" : "addr32"; |
7d421014 ILT |
11253 | case FWAIT_OPCODE: |
11254 | return "fwait"; | |
f16cd0d5 L |
11255 | case REP_PREFIX: |
11256 | return "rep"; | |
42164a71 L |
11257 | case XACQUIRE_PREFIX: |
11258 | return "xacquire"; | |
11259 | case XRELEASE_PREFIX: | |
11260 | return "xrelease"; | |
7e8b059b L |
11261 | case BND_PREFIX: |
11262 | return "bnd"; | |
04ef582a L |
11263 | case NOTRACK_PREFIX: |
11264 | return "notrack"; | |
7d421014 ILT |
11265 | default: |
11266 | return NULL; | |
11267 | } | |
11268 | } | |
11269 | ||
ce518a5f L |
11270 | static char op_out[MAX_OPERANDS][100]; |
11271 | static int op_ad, op_index[MAX_OPERANDS]; | |
1d9f512f | 11272 | static int two_source_ops; |
ce518a5f L |
11273 | static bfd_vma op_address[MAX_OPERANDS]; |
11274 | static bfd_vma op_riprel[MAX_OPERANDS]; | |
52b15da3 | 11275 | static bfd_vma start_pc; |
ce518a5f | 11276 | |
252b5132 RH |
11277 | /* |
11278 | * On the 386's of 1988, the maximum length of an instruction is 15 bytes. | |
11279 | * (see topic "Redundant prefixes" in the "Differences from 8086" | |
11280 | * section of the "Virtual 8086 Mode" chapter.) | |
11281 | * 'pc' should be the address of this instruction, it will | |
11282 | * be used to print the target address if this is a relative jump or call | |
11283 | * The function returns the length of this instruction in bytes. | |
11284 | */ | |
11285 | ||
252b5132 | 11286 | static char intel_syntax; |
9d141669 | 11287 | static char intel_mnemonic = !SYSV386_COMPAT; |
252b5132 RH |
11288 | static char open_char; |
11289 | static char close_char; | |
11290 | static char separator_char; | |
11291 | static char scale_char; | |
11292 | ||
5db04b09 L |
11293 | enum x86_64_isa |
11294 | { | |
d835a58b | 11295 | amd64 = 1, |
5db04b09 L |
11296 | intel64 |
11297 | }; | |
11298 | ||
11299 | static enum x86_64_isa isa64; | |
11300 | ||
e396998b AM |
11301 | /* Here for backwards compatibility. When gdb stops using |
11302 | print_insn_i386_att and print_insn_i386_intel these functions can | |
11303 | disappear, and print_insn_i386 be merged into print_insn. */ | |
252b5132 | 11304 | int |
26ca5450 | 11305 | print_insn_i386_att (bfd_vma pc, disassemble_info *info) |
252b5132 RH |
11306 | { |
11307 | intel_syntax = 0; | |
e396998b AM |
11308 | |
11309 | return print_insn (pc, info); | |
252b5132 RH |
11310 | } |
11311 | ||
11312 | int | |
26ca5450 | 11313 | print_insn_i386_intel (bfd_vma pc, disassemble_info *info) |
252b5132 RH |
11314 | { |
11315 | intel_syntax = 1; | |
e396998b AM |
11316 | |
11317 | return print_insn (pc, info); | |
252b5132 RH |
11318 | } |
11319 | ||
e396998b | 11320 | int |
26ca5450 | 11321 | print_insn_i386 (bfd_vma pc, disassemble_info *info) |
e396998b AM |
11322 | { |
11323 | intel_syntax = -1; | |
11324 | ||
11325 | return print_insn (pc, info); | |
11326 | } | |
11327 | ||
f59a29b9 L |
11328 | void |
11329 | print_i386_disassembler_options (FILE *stream) | |
11330 | { | |
11331 | fprintf (stream, _("\n\ | |
11332 | The following i386/x86-64 specific disassembler options are supported for use\n\ | |
11333 | with the -M switch (multiple options should be separated by commas):\n")); | |
11334 | ||
11335 | fprintf (stream, _(" x86-64 Disassemble in 64bit mode\n")); | |
11336 | fprintf (stream, _(" i386 Disassemble in 32bit mode\n")); | |
11337 | fprintf (stream, _(" i8086 Disassemble in 16bit mode\n")); | |
11338 | fprintf (stream, _(" att Display instruction in AT&T syntax\n")); | |
11339 | fprintf (stream, _(" intel Display instruction in Intel syntax\n")); | |
9d141669 L |
11340 | fprintf (stream, _(" att-mnemonic\n" |
11341 | " Display instruction in AT&T mnemonic\n")); | |
11342 | fprintf (stream, _(" intel-mnemonic\n" | |
11343 | " Display instruction in Intel mnemonic\n")); | |
f59a29b9 L |
11344 | fprintf (stream, _(" addr64 Assume 64bit address size\n")); |
11345 | fprintf (stream, _(" addr32 Assume 32bit address size\n")); | |
11346 | fprintf (stream, _(" addr16 Assume 16bit address size\n")); | |
11347 | fprintf (stream, _(" data32 Assume 32bit data size\n")); | |
11348 | fprintf (stream, _(" data16 Assume 16bit data size\n")); | |
11349 | fprintf (stream, _(" suffix Always display instruction suffix in AT&T syntax\n")); | |
5db04b09 L |
11350 | fprintf (stream, _(" amd64 Display instruction in AMD64 ISA\n")); |
11351 | fprintf (stream, _(" intel64 Display instruction in Intel64 ISA\n")); | |
f59a29b9 L |
11352 | } |
11353 | ||
592d1631 | 11354 | /* Bad opcode. */ |
bf890a93 | 11355 | static const struct dis386 bad_opcode = { "(bad)", { XX }, 0 }; |
592d1631 | 11356 | |
b844680a L |
11357 | /* Get a pointer to struct dis386 with a valid name. */ |
11358 | ||
11359 | static const struct dis386 * | |
8bb15339 | 11360 | get_valid_dis386 (const struct dis386 *dp, disassemble_info *info) |
b844680a | 11361 | { |
91d6fa6a | 11362 | int vindex, vex_table_index; |
b844680a L |
11363 | |
11364 | if (dp->name != NULL) | |
11365 | return dp; | |
11366 | ||
11367 | switch (dp->op[0].bytemode) | |
11368 | { | |
1ceb70f8 L |
11369 | case USE_REG_TABLE: |
11370 | dp = ®_table[dp->op[1].bytemode][modrm.reg]; | |
11371 | break; | |
11372 | ||
11373 | case USE_MOD_TABLE: | |
91d6fa6a NC |
11374 | vindex = modrm.mod == 0x3 ? 1 : 0; |
11375 | dp = &mod_table[dp->op[1].bytemode][vindex]; | |
1ceb70f8 L |
11376 | break; |
11377 | ||
11378 | case USE_RM_TABLE: | |
11379 | dp = &rm_table[dp->op[1].bytemode][modrm.rm]; | |
b844680a L |
11380 | break; |
11381 | ||
4e7d34a6 | 11382 | case USE_PREFIX_TABLE: |
c0f3af97 | 11383 | if (need_vex) |
b844680a | 11384 | { |
c0f3af97 L |
11385 | /* The prefix in VEX is implicit. */ |
11386 | switch (vex.prefix) | |
11387 | { | |
11388 | case 0: | |
91d6fa6a | 11389 | vindex = 0; |
c0f3af97 L |
11390 | break; |
11391 | case REPE_PREFIX_OPCODE: | |
91d6fa6a | 11392 | vindex = 1; |
c0f3af97 L |
11393 | break; |
11394 | case DATA_PREFIX_OPCODE: | |
91d6fa6a | 11395 | vindex = 2; |
c0f3af97 L |
11396 | break; |
11397 | case REPNE_PREFIX_OPCODE: | |
91d6fa6a | 11398 | vindex = 3; |
c0f3af97 L |
11399 | break; |
11400 | default: | |
11401 | abort (); | |
11402 | break; | |
11403 | } | |
b844680a | 11404 | } |
7bb15c6f | 11405 | else |
b844680a | 11406 | { |
285ca992 L |
11407 | int last_prefix = -1; |
11408 | int prefix = 0; | |
91d6fa6a | 11409 | vindex = 0; |
285ca992 L |
11410 | /* We check PREFIX_REPNZ and PREFIX_REPZ before PREFIX_DATA. |
11411 | When there are multiple PREFIX_REPNZ and PREFIX_REPZ, the | |
11412 | last one wins. */ | |
11413 | if ((prefixes & (PREFIX_REPZ | PREFIX_REPNZ)) != 0) | |
b844680a | 11414 | { |
285ca992 | 11415 | if (last_repz_prefix > last_repnz_prefix) |
c0f3af97 | 11416 | { |
285ca992 L |
11417 | vindex = 1; |
11418 | prefix = PREFIX_REPZ; | |
11419 | last_prefix = last_repz_prefix; | |
c0f3af97 L |
11420 | } |
11421 | else | |
b844680a | 11422 | { |
285ca992 L |
11423 | vindex = 3; |
11424 | prefix = PREFIX_REPNZ; | |
11425 | last_prefix = last_repnz_prefix; | |
b844680a | 11426 | } |
285ca992 | 11427 | |
507bd325 L |
11428 | /* Check if prefix should be ignored. */ |
11429 | if ((((prefix_table[dp->op[1].bytemode][vindex].prefix_requirement | |
11430 | & PREFIX_IGNORED) >> PREFIX_IGNORED_SHIFT) | |
11431 | & prefix) != 0) | |
285ca992 L |
11432 | vindex = 0; |
11433 | } | |
11434 | ||
11435 | if (vindex == 0 && (prefixes & PREFIX_DATA) != 0) | |
11436 | { | |
11437 | vindex = 2; | |
11438 | prefix = PREFIX_DATA; | |
11439 | last_prefix = last_data_prefix; | |
11440 | } | |
11441 | ||
11442 | if (vindex != 0) | |
11443 | { | |
11444 | used_prefixes |= prefix; | |
11445 | all_prefixes[last_prefix] = 0; | |
b844680a L |
11446 | } |
11447 | } | |
91d6fa6a | 11448 | dp = &prefix_table[dp->op[1].bytemode][vindex]; |
b844680a L |
11449 | break; |
11450 | ||
4e7d34a6 | 11451 | case USE_X86_64_TABLE: |
91d6fa6a NC |
11452 | vindex = address_mode == mode_64bit ? 1 : 0; |
11453 | dp = &x86_64_table[dp->op[1].bytemode][vindex]; | |
b844680a L |
11454 | break; |
11455 | ||
4e7d34a6 | 11456 | case USE_3BYTE_TABLE: |
8bb15339 | 11457 | FETCH_DATA (info, codep + 2); |
91d6fa6a NC |
11458 | vindex = *codep++; |
11459 | dp = &three_byte_table[dp->op[1].bytemode][vindex]; | |
285ca992 | 11460 | end_codep = codep; |
8bb15339 L |
11461 | modrm.mod = (*codep >> 6) & 3; |
11462 | modrm.reg = (*codep >> 3) & 7; | |
11463 | modrm.rm = *codep & 7; | |
11464 | break; | |
11465 | ||
c0f3af97 L |
11466 | case USE_VEX_LEN_TABLE: |
11467 | if (!need_vex) | |
11468 | abort (); | |
11469 | ||
11470 | switch (vex.length) | |
11471 | { | |
11472 | case 128: | |
91d6fa6a | 11473 | vindex = 0; |
c0f3af97 L |
11474 | break; |
11475 | case 256: | |
91d6fa6a | 11476 | vindex = 1; |
c0f3af97 L |
11477 | break; |
11478 | default: | |
11479 | abort (); | |
11480 | break; | |
11481 | } | |
11482 | ||
91d6fa6a | 11483 | dp = &vex_len_table[dp->op[1].bytemode][vindex]; |
c0f3af97 L |
11484 | break; |
11485 | ||
04e2a182 L |
11486 | case USE_EVEX_LEN_TABLE: |
11487 | if (!vex.evex) | |
11488 | abort (); | |
11489 | ||
11490 | switch (vex.length) | |
11491 | { | |
11492 | case 128: | |
11493 | vindex = 0; | |
11494 | break; | |
11495 | case 256: | |
11496 | vindex = 1; | |
11497 | break; | |
11498 | case 512: | |
11499 | vindex = 2; | |
11500 | break; | |
11501 | default: | |
11502 | abort (); | |
11503 | break; | |
11504 | } | |
11505 | ||
11506 | dp = &evex_len_table[dp->op[1].bytemode][vindex]; | |
11507 | break; | |
11508 | ||
f88c9eb0 SP |
11509 | case USE_XOP_8F_TABLE: |
11510 | FETCH_DATA (info, codep + 3); | |
f88c9eb0 SP |
11511 | rex = ~(*codep >> 5) & 0x7; |
11512 | ||
11513 | /* VEX_TABLE_INDEX is the mmmmm part of the XOP byte 1 "RCB.mmmmm". */ | |
11514 | switch ((*codep & 0x1f)) | |
11515 | { | |
11516 | default: | |
f07af43e L |
11517 | dp = &bad_opcode; |
11518 | return dp; | |
5dd85c99 SP |
11519 | case 0x8: |
11520 | vex_table_index = XOP_08; | |
11521 | break; | |
f88c9eb0 SP |
11522 | case 0x9: |
11523 | vex_table_index = XOP_09; | |
11524 | break; | |
11525 | case 0xa: | |
11526 | vex_table_index = XOP_0A; | |
11527 | break; | |
11528 | } | |
11529 | codep++; | |
11530 | vex.w = *codep & 0x80; | |
11531 | if (vex.w && address_mode == mode_64bit) | |
11532 | rex |= REX_W; | |
11533 | ||
11534 | vex.register_specifier = (~(*codep >> 3)) & 0xf; | |
abfcb414 | 11535 | if (address_mode != mode_64bit) |
f07af43e | 11536 | { |
abfcb414 AP |
11537 | /* In 16/32-bit mode REX_B is silently ignored. */ |
11538 | rex &= ~REX_B; | |
f07af43e | 11539 | } |
f88c9eb0 SP |
11540 | |
11541 | vex.length = (*codep & 0x4) ? 256 : 128; | |
11542 | switch ((*codep & 0x3)) | |
11543 | { | |
11544 | case 0: | |
f88c9eb0 SP |
11545 | break; |
11546 | case 1: | |
11547 | vex.prefix = DATA_PREFIX_OPCODE; | |
11548 | break; | |
11549 | case 2: | |
11550 | vex.prefix = REPE_PREFIX_OPCODE; | |
11551 | break; | |
11552 | case 3: | |
11553 | vex.prefix = REPNE_PREFIX_OPCODE; | |
11554 | break; | |
11555 | } | |
11556 | need_vex = 1; | |
11557 | need_vex_reg = 1; | |
11558 | codep++; | |
91d6fa6a NC |
11559 | vindex = *codep++; |
11560 | dp = &xop_table[vex_table_index][vindex]; | |
c48244a5 | 11561 | |
285ca992 | 11562 | end_codep = codep; |
c48244a5 SP |
11563 | FETCH_DATA (info, codep + 1); |
11564 | modrm.mod = (*codep >> 6) & 3; | |
11565 | modrm.reg = (*codep >> 3) & 7; | |
11566 | modrm.rm = *codep & 7; | |
f88c9eb0 SP |
11567 | break; |
11568 | ||
c0f3af97 | 11569 | case USE_VEX_C4_TABLE: |
43234a1e | 11570 | /* VEX prefix. */ |
c0f3af97 | 11571 | FETCH_DATA (info, codep + 3); |
c0f3af97 L |
11572 | rex = ~(*codep >> 5) & 0x7; |
11573 | switch ((*codep & 0x1f)) | |
11574 | { | |
11575 | default: | |
f07af43e L |
11576 | dp = &bad_opcode; |
11577 | return dp; | |
c0f3af97 | 11578 | case 0x1: |
f88c9eb0 | 11579 | vex_table_index = VEX_0F; |
c0f3af97 L |
11580 | break; |
11581 | case 0x2: | |
f88c9eb0 | 11582 | vex_table_index = VEX_0F38; |
c0f3af97 L |
11583 | break; |
11584 | case 0x3: | |
f88c9eb0 | 11585 | vex_table_index = VEX_0F3A; |
c0f3af97 L |
11586 | break; |
11587 | } | |
11588 | codep++; | |
11589 | vex.w = *codep & 0x80; | |
9889cbb1 | 11590 | if (address_mode == mode_64bit) |
f07af43e | 11591 | { |
9889cbb1 L |
11592 | if (vex.w) |
11593 | rex |= REX_W; | |
9889cbb1 L |
11594 | } |
11595 | else | |
11596 | { | |
11597 | /* For the 3-byte VEX prefix in 32-bit mode, the REX_B bit | |
11598 | is ignored, other REX bits are 0 and the highest bit in | |
5f847646 | 11599 | VEX.vvvv is also ignored (but we mustn't clear it here). */ |
9889cbb1 | 11600 | rex = 0; |
f07af43e | 11601 | } |
5f847646 | 11602 | vex.register_specifier = (~(*codep >> 3)) & 0xf; |
c0f3af97 L |
11603 | vex.length = (*codep & 0x4) ? 256 : 128; |
11604 | switch ((*codep & 0x3)) | |
11605 | { | |
11606 | case 0: | |
c0f3af97 L |
11607 | break; |
11608 | case 1: | |
11609 | vex.prefix = DATA_PREFIX_OPCODE; | |
11610 | break; | |
11611 | case 2: | |
11612 | vex.prefix = REPE_PREFIX_OPCODE; | |
11613 | break; | |
11614 | case 3: | |
11615 | vex.prefix = REPNE_PREFIX_OPCODE; | |
11616 | break; | |
11617 | } | |
11618 | need_vex = 1; | |
11619 | need_vex_reg = 1; | |
11620 | codep++; | |
91d6fa6a NC |
11621 | vindex = *codep++; |
11622 | dp = &vex_table[vex_table_index][vindex]; | |
285ca992 | 11623 | end_codep = codep; |
53c4d625 JB |
11624 | /* There is no MODRM byte for VEX0F 77. */ |
11625 | if (vex_table_index != VEX_0F || vindex != 0x77) | |
c0f3af97 L |
11626 | { |
11627 | FETCH_DATA (info, codep + 1); | |
11628 | modrm.mod = (*codep >> 6) & 3; | |
11629 | modrm.reg = (*codep >> 3) & 7; | |
11630 | modrm.rm = *codep & 7; | |
11631 | } | |
11632 | break; | |
11633 | ||
11634 | case USE_VEX_C5_TABLE: | |
43234a1e | 11635 | /* VEX prefix. */ |
c0f3af97 | 11636 | FETCH_DATA (info, codep + 2); |
c0f3af97 L |
11637 | rex = (*codep & 0x80) ? 0 : REX_R; |
11638 | ||
9889cbb1 L |
11639 | /* For the 2-byte VEX prefix in 32-bit mode, the highest bit in |
11640 | VEX.vvvv is 1. */ | |
c0f3af97 | 11641 | vex.register_specifier = (~(*codep >> 3)) & 0xf; |
c0f3af97 L |
11642 | vex.length = (*codep & 0x4) ? 256 : 128; |
11643 | switch ((*codep & 0x3)) | |
11644 | { | |
11645 | case 0: | |
c0f3af97 L |
11646 | break; |
11647 | case 1: | |
11648 | vex.prefix = DATA_PREFIX_OPCODE; | |
11649 | break; | |
11650 | case 2: | |
11651 | vex.prefix = REPE_PREFIX_OPCODE; | |
11652 | break; | |
11653 | case 3: | |
11654 | vex.prefix = REPNE_PREFIX_OPCODE; | |
11655 | break; | |
11656 | } | |
11657 | need_vex = 1; | |
11658 | need_vex_reg = 1; | |
11659 | codep++; | |
91d6fa6a NC |
11660 | vindex = *codep++; |
11661 | dp = &vex_table[dp->op[1].bytemode][vindex]; | |
285ca992 | 11662 | end_codep = codep; |
53c4d625 JB |
11663 | /* There is no MODRM byte for VEX 77. */ |
11664 | if (vindex != 0x77) | |
c0f3af97 L |
11665 | { |
11666 | FETCH_DATA (info, codep + 1); | |
11667 | modrm.mod = (*codep >> 6) & 3; | |
11668 | modrm.reg = (*codep >> 3) & 7; | |
11669 | modrm.rm = *codep & 7; | |
11670 | } | |
11671 | break; | |
11672 | ||
9e30b8e0 L |
11673 | case USE_VEX_W_TABLE: |
11674 | if (!need_vex) | |
11675 | abort (); | |
11676 | ||
11677 | dp = &vex_w_table[dp->op[1].bytemode][vex.w ? 1 : 0]; | |
11678 | break; | |
11679 | ||
43234a1e L |
11680 | case USE_EVEX_TABLE: |
11681 | two_source_ops = 0; | |
11682 | /* EVEX prefix. */ | |
11683 | vex.evex = 1; | |
11684 | FETCH_DATA (info, codep + 4); | |
43234a1e L |
11685 | /* The first byte after 0x62. */ |
11686 | rex = ~(*codep >> 5) & 0x7; | |
11687 | vex.r = *codep & 0x10; | |
11688 | switch ((*codep & 0xf)) | |
11689 | { | |
11690 | default: | |
11691 | return &bad_opcode; | |
11692 | case 0x1: | |
11693 | vex_table_index = EVEX_0F; | |
11694 | break; | |
11695 | case 0x2: | |
11696 | vex_table_index = EVEX_0F38; | |
11697 | break; | |
11698 | case 0x3: | |
11699 | vex_table_index = EVEX_0F3A; | |
11700 | break; | |
11701 | } | |
11702 | ||
11703 | /* The second byte after 0x62. */ | |
11704 | codep++; | |
11705 | vex.w = *codep & 0x80; | |
11706 | if (vex.w && address_mode == mode_64bit) | |
11707 | rex |= REX_W; | |
11708 | ||
11709 | vex.register_specifier = (~(*codep >> 3)) & 0xf; | |
43234a1e L |
11710 | |
11711 | /* The U bit. */ | |
11712 | if (!(*codep & 0x4)) | |
11713 | return &bad_opcode; | |
11714 | ||
11715 | switch ((*codep & 0x3)) | |
11716 | { | |
11717 | case 0: | |
43234a1e L |
11718 | break; |
11719 | case 1: | |
11720 | vex.prefix = DATA_PREFIX_OPCODE; | |
11721 | break; | |
11722 | case 2: | |
11723 | vex.prefix = REPE_PREFIX_OPCODE; | |
11724 | break; | |
11725 | case 3: | |
11726 | vex.prefix = REPNE_PREFIX_OPCODE; | |
11727 | break; | |
11728 | } | |
11729 | ||
11730 | /* The third byte after 0x62. */ | |
11731 | codep++; | |
11732 | ||
11733 | /* Remember the static rounding bits. */ | |
11734 | vex.ll = (*codep >> 5) & 3; | |
11735 | vex.b = (*codep & 0x10) != 0; | |
11736 | ||
11737 | vex.v = *codep & 0x8; | |
11738 | vex.mask_register_specifier = *codep & 0x7; | |
11739 | vex.zeroing = *codep & 0x80; | |
11740 | ||
5f847646 JB |
11741 | if (address_mode != mode_64bit) |
11742 | { | |
11743 | /* In 16/32-bit mode silently ignore following bits. */ | |
11744 | rex &= ~REX_B; | |
11745 | vex.r = 1; | |
11746 | vex.v = 1; | |
11747 | } | |
11748 | ||
43234a1e L |
11749 | need_vex = 1; |
11750 | need_vex_reg = 1; | |
11751 | codep++; | |
11752 | vindex = *codep++; | |
11753 | dp = &evex_table[vex_table_index][vindex]; | |
285ca992 | 11754 | end_codep = codep; |
43234a1e L |
11755 | FETCH_DATA (info, codep + 1); |
11756 | modrm.mod = (*codep >> 6) & 3; | |
11757 | modrm.reg = (*codep >> 3) & 7; | |
11758 | modrm.rm = *codep & 7; | |
11759 | ||
11760 | /* Set vector length. */ | |
11761 | if (modrm.mod == 3 && vex.b) | |
11762 | vex.length = 512; | |
11763 | else | |
11764 | { | |
11765 | switch (vex.ll) | |
11766 | { | |
11767 | case 0x0: | |
11768 | vex.length = 128; | |
11769 | break; | |
11770 | case 0x1: | |
11771 | vex.length = 256; | |
11772 | break; | |
11773 | case 0x2: | |
11774 | vex.length = 512; | |
11775 | break; | |
11776 | default: | |
11777 | return &bad_opcode; | |
11778 | } | |
11779 | } | |
11780 | break; | |
11781 | ||
592d1631 L |
11782 | case 0: |
11783 | dp = &bad_opcode; | |
11784 | break; | |
11785 | ||
b844680a | 11786 | default: |
d34b5006 | 11787 | abort (); |
b844680a L |
11788 | } |
11789 | ||
11790 | if (dp->name != NULL) | |
11791 | return dp; | |
11792 | else | |
8bb15339 | 11793 | return get_valid_dis386 (dp, info); |
b844680a L |
11794 | } |
11795 | ||
dfc8cf43 | 11796 | static void |
55cf16e1 | 11797 | get_sib (disassemble_info *info, int sizeflag) |
dfc8cf43 L |
11798 | { |
11799 | /* If modrm.mod == 3, operand must be register. */ | |
11800 | if (need_modrm | |
55cf16e1 | 11801 | && ((sizeflag & AFLAG) || address_mode == mode_64bit) |
dfc8cf43 L |
11802 | && modrm.mod != 3 |
11803 | && modrm.rm == 4) | |
11804 | { | |
11805 | FETCH_DATA (info, codep + 2); | |
11806 | sib.index = (codep [1] >> 3) & 7; | |
11807 | sib.scale = (codep [1] >> 6) & 3; | |
11808 | sib.base = codep [1] & 7; | |
11809 | } | |
11810 | } | |
11811 | ||
e396998b | 11812 | static int |
26ca5450 | 11813 | print_insn (bfd_vma pc, disassemble_info *info) |
252b5132 | 11814 | { |
2da11e11 | 11815 | const struct dis386 *dp; |
252b5132 | 11816 | int i; |
ce518a5f | 11817 | char *op_txt[MAX_OPERANDS]; |
252b5132 | 11818 | int needcomma; |
df18fdba | 11819 | int sizeflag, orig_sizeflag; |
e396998b | 11820 | const char *p; |
252b5132 | 11821 | struct dis_private priv; |
f16cd0d5 | 11822 | int prefix_length; |
252b5132 | 11823 | |
d7921315 L |
11824 | priv.orig_sizeflag = AFLAG | DFLAG; |
11825 | if ((info->mach & bfd_mach_i386_i386) != 0) | |
cb712a9e | 11826 | address_mode = mode_32bit; |
2da11e11 | 11827 | else if (info->mach == bfd_mach_i386_i8086) |
d7921315 L |
11828 | { |
11829 | address_mode = mode_16bit; | |
11830 | priv.orig_sizeflag = 0; | |
11831 | } | |
2da11e11 | 11832 | else |
d7921315 L |
11833 | address_mode = mode_64bit; |
11834 | ||
11835 | if (intel_syntax == (char) -1) | |
11836 | intel_syntax = (info->mach & bfd_mach_i386_intel_syntax) != 0; | |
e396998b AM |
11837 | |
11838 | for (p = info->disassembler_options; p != NULL; ) | |
11839 | { | |
5db04b09 L |
11840 | if (CONST_STRNEQ (p, "amd64")) |
11841 | isa64 = amd64; | |
11842 | else if (CONST_STRNEQ (p, "intel64")) | |
11843 | isa64 = intel64; | |
11844 | else if (CONST_STRNEQ (p, "x86-64")) | |
e396998b | 11845 | { |
cb712a9e | 11846 | address_mode = mode_64bit; |
2a1bb84c | 11847 | priv.orig_sizeflag |= AFLAG | DFLAG; |
e396998b | 11848 | } |
0112cd26 | 11849 | else if (CONST_STRNEQ (p, "i386")) |
e396998b | 11850 | { |
cb712a9e | 11851 | address_mode = mode_32bit; |
2a1bb84c | 11852 | priv.orig_sizeflag |= AFLAG | DFLAG; |
e396998b | 11853 | } |
0112cd26 | 11854 | else if (CONST_STRNEQ (p, "i8086")) |
e396998b | 11855 | { |
cb712a9e | 11856 | address_mode = mode_16bit; |
2a1bb84c | 11857 | priv.orig_sizeflag &= ~(AFLAG | DFLAG); |
e396998b | 11858 | } |
0112cd26 | 11859 | else if (CONST_STRNEQ (p, "intel")) |
e396998b AM |
11860 | { |
11861 | intel_syntax = 1; | |
9d141669 L |
11862 | if (CONST_STRNEQ (p + 5, "-mnemonic")) |
11863 | intel_mnemonic = 1; | |
e396998b | 11864 | } |
0112cd26 | 11865 | else if (CONST_STRNEQ (p, "att")) |
e396998b AM |
11866 | { |
11867 | intel_syntax = 0; | |
9d141669 L |
11868 | if (CONST_STRNEQ (p + 3, "-mnemonic")) |
11869 | intel_mnemonic = 0; | |
e396998b | 11870 | } |
0112cd26 | 11871 | else if (CONST_STRNEQ (p, "addr")) |
e396998b | 11872 | { |
f59a29b9 L |
11873 | if (address_mode == mode_64bit) |
11874 | { | |
11875 | if (p[4] == '3' && p[5] == '2') | |
11876 | priv.orig_sizeflag &= ~AFLAG; | |
11877 | else if (p[4] == '6' && p[5] == '4') | |
11878 | priv.orig_sizeflag |= AFLAG; | |
11879 | } | |
11880 | else | |
11881 | { | |
11882 | if (p[4] == '1' && p[5] == '6') | |
11883 | priv.orig_sizeflag &= ~AFLAG; | |
11884 | else if (p[4] == '3' && p[5] == '2') | |
11885 | priv.orig_sizeflag |= AFLAG; | |
11886 | } | |
e396998b | 11887 | } |
0112cd26 | 11888 | else if (CONST_STRNEQ (p, "data")) |
e396998b AM |
11889 | { |
11890 | if (p[4] == '1' && p[5] == '6') | |
11891 | priv.orig_sizeflag &= ~DFLAG; | |
11892 | else if (p[4] == '3' && p[5] == '2') | |
11893 | priv.orig_sizeflag |= DFLAG; | |
11894 | } | |
0112cd26 | 11895 | else if (CONST_STRNEQ (p, "suffix")) |
e396998b AM |
11896 | priv.orig_sizeflag |= SUFFIX_ALWAYS; |
11897 | ||
11898 | p = strchr (p, ','); | |
11899 | if (p != NULL) | |
11900 | p++; | |
11901 | } | |
11902 | ||
c0f92bf9 L |
11903 | if (address_mode == mode_64bit && sizeof (bfd_vma) < 8) |
11904 | { | |
11905 | (*info->fprintf_func) (info->stream, | |
11906 | _("64-bit address is disabled")); | |
11907 | return -1; | |
11908 | } | |
11909 | ||
e396998b AM |
11910 | if (intel_syntax) |
11911 | { | |
11912 | names64 = intel_names64; | |
11913 | names32 = intel_names32; | |
11914 | names16 = intel_names16; | |
11915 | names8 = intel_names8; | |
11916 | names8rex = intel_names8rex; | |
11917 | names_seg = intel_names_seg; | |
b9733481 | 11918 | names_mm = intel_names_mm; |
7e8b059b | 11919 | names_bnd = intel_names_bnd; |
b9733481 L |
11920 | names_xmm = intel_names_xmm; |
11921 | names_ymm = intel_names_ymm; | |
43234a1e | 11922 | names_zmm = intel_names_zmm; |
db51cc60 L |
11923 | index64 = intel_index64; |
11924 | index32 = intel_index32; | |
43234a1e | 11925 | names_mask = intel_names_mask; |
e396998b AM |
11926 | index16 = intel_index16; |
11927 | open_char = '['; | |
11928 | close_char = ']'; | |
11929 | separator_char = '+'; | |
11930 | scale_char = '*'; | |
11931 | } | |
11932 | else | |
11933 | { | |
11934 | names64 = att_names64; | |
11935 | names32 = att_names32; | |
11936 | names16 = att_names16; | |
11937 | names8 = att_names8; | |
11938 | names8rex = att_names8rex; | |
11939 | names_seg = att_names_seg; | |
b9733481 | 11940 | names_mm = att_names_mm; |
7e8b059b | 11941 | names_bnd = att_names_bnd; |
b9733481 L |
11942 | names_xmm = att_names_xmm; |
11943 | names_ymm = att_names_ymm; | |
43234a1e | 11944 | names_zmm = att_names_zmm; |
db51cc60 L |
11945 | index64 = att_index64; |
11946 | index32 = att_index32; | |
43234a1e | 11947 | names_mask = att_names_mask; |
e396998b AM |
11948 | index16 = att_index16; |
11949 | open_char = '('; | |
11950 | close_char = ')'; | |
11951 | separator_char = ','; | |
11952 | scale_char = ','; | |
11953 | } | |
2da11e11 | 11954 | |
4fe53c98 | 11955 | /* The output looks better if we put 7 bytes on a line, since that |
8a9036a4 L |
11956 | puts most long word instructions on a single line. Use 8 bytes |
11957 | for Intel L1OM. */ | |
d7921315 | 11958 | if ((info->mach & bfd_mach_l1om) != 0) |
8a9036a4 L |
11959 | info->bytes_per_line = 8; |
11960 | else | |
11961 | info->bytes_per_line = 7; | |
252b5132 | 11962 | |
26ca5450 | 11963 | info->private_data = &priv; |
252b5132 RH |
11964 | priv.max_fetched = priv.the_buffer; |
11965 | priv.insn_start = pc; | |
252b5132 RH |
11966 | |
11967 | obuf[0] = 0; | |
ce518a5f L |
11968 | for (i = 0; i < MAX_OPERANDS; ++i) |
11969 | { | |
11970 | op_out[i][0] = 0; | |
11971 | op_index[i] = -1; | |
11972 | } | |
252b5132 RH |
11973 | |
11974 | the_info = info; | |
11975 | start_pc = pc; | |
e396998b AM |
11976 | start_codep = priv.the_buffer; |
11977 | codep = priv.the_buffer; | |
252b5132 | 11978 | |
8df14d78 | 11979 | if (OPCODES_SIGSETJMP (priv.bailout) != 0) |
5076851f | 11980 | { |
7d421014 ILT |
11981 | const char *name; |
11982 | ||
5076851f | 11983 | /* Getting here means we tried for data but didn't get it. That |
e396998b AM |
11984 | means we have an incomplete instruction of some sort. Just |
11985 | print the first byte as a prefix or a .byte pseudo-op. */ | |
11986 | if (codep > priv.the_buffer) | |
5076851f | 11987 | { |
e396998b | 11988 | name = prefix_name (priv.the_buffer[0], priv.orig_sizeflag); |
7d421014 ILT |
11989 | if (name != NULL) |
11990 | (*info->fprintf_func) (info->stream, "%s", name); | |
11991 | else | |
5076851f | 11992 | { |
7d421014 ILT |
11993 | /* Just print the first byte as a .byte instruction. */ |
11994 | (*info->fprintf_func) (info->stream, ".byte 0x%x", | |
e396998b | 11995 | (unsigned int) priv.the_buffer[0]); |
5076851f | 11996 | } |
5076851f | 11997 | |
7d421014 | 11998 | return 1; |
5076851f ILT |
11999 | } |
12000 | ||
12001 | return -1; | |
12002 | } | |
12003 | ||
52b15da3 | 12004 | obufp = obuf; |
f16cd0d5 L |
12005 | sizeflag = priv.orig_sizeflag; |
12006 | ||
12007 | if (!ckprefix () || rex_used) | |
12008 | { | |
12009 | /* Too many prefixes or unused REX prefixes. */ | |
12010 | for (i = 0; | |
f6dd4781 | 12011 | i < (int) ARRAY_SIZE (all_prefixes) && all_prefixes[i]; |
f16cd0d5 | 12012 | i++) |
de882298 | 12013 | (*info->fprintf_func) (info->stream, "%s%s", |
6c067bbb | 12014 | i == 0 ? "" : " ", |
f16cd0d5 | 12015 | prefix_name (all_prefixes[i], sizeflag)); |
de882298 | 12016 | return i; |
f16cd0d5 | 12017 | } |
252b5132 RH |
12018 | |
12019 | insn_codep = codep; | |
12020 | ||
12021 | FETCH_DATA (info, codep + 1); | |
12022 | two_source_ops = (*codep == 0x62) || (*codep == 0xc8); | |
12023 | ||
3e7d61b2 | 12024 | if (((prefixes & PREFIX_FWAIT) |
f16cd0d5 | 12025 | && ((*codep < 0xd8) || (*codep > 0xdf)))) |
252b5132 | 12026 | { |
86a80a50 | 12027 | /* Handle prefixes before fwait. */ |
d9949a36 | 12028 | for (i = 0; i < fwait_prefix && all_prefixes[i]; |
86a80a50 L |
12029 | i++) |
12030 | (*info->fprintf_func) (info->stream, "%s ", | |
12031 | prefix_name (all_prefixes[i], sizeflag)); | |
f16cd0d5 | 12032 | (*info->fprintf_func) (info->stream, "fwait"); |
86a80a50 | 12033 | return i + 1; |
252b5132 RH |
12034 | } |
12035 | ||
252b5132 RH |
12036 | if (*codep == 0x0f) |
12037 | { | |
eec0f4ca | 12038 | unsigned char threebyte; |
5f40e14d JS |
12039 | |
12040 | codep++; | |
12041 | FETCH_DATA (info, codep + 1); | |
12042 | threebyte = *codep; | |
eec0f4ca | 12043 | dp = &dis386_twobyte[threebyte]; |
252b5132 | 12044 | need_modrm = twobyte_has_modrm[*codep]; |
eec0f4ca | 12045 | codep++; |
252b5132 RH |
12046 | } |
12047 | else | |
12048 | { | |
6439fc28 | 12049 | dp = &dis386[*codep]; |
252b5132 | 12050 | need_modrm = onebyte_has_modrm[*codep]; |
eec0f4ca | 12051 | codep++; |
252b5132 | 12052 | } |
246c51aa | 12053 | |
df18fdba L |
12054 | /* Save sizeflag for printing the extra prefixes later before updating |
12055 | it for mnemonic and operand processing. The prefix names depend | |
12056 | only on the address mode. */ | |
12057 | orig_sizeflag = sizeflag; | |
c608c12e | 12058 | if (prefixes & PREFIX_ADDR) |
df18fdba | 12059 | sizeflag ^= AFLAG; |
b844680a | 12060 | if ((prefixes & PREFIX_DATA)) |
df18fdba | 12061 | sizeflag ^= DFLAG; |
3ffd33cf | 12062 | |
285ca992 | 12063 | end_codep = codep; |
8bb15339 | 12064 | if (need_modrm) |
252b5132 RH |
12065 | { |
12066 | FETCH_DATA (info, codep + 1); | |
7967e09e L |
12067 | modrm.mod = (*codep >> 6) & 3; |
12068 | modrm.reg = (*codep >> 3) & 7; | |
12069 | modrm.rm = *codep & 7; | |
252b5132 RH |
12070 | } |
12071 | ||
42d5f9c6 MS |
12072 | need_vex = 0; |
12073 | need_vex_reg = 0; | |
12074 | vex_w_done = 0; | |
caf0678c | 12075 | memset (&vex, 0, sizeof (vex)); |
55b126d4 | 12076 | |
ce518a5f | 12077 | if (dp->name == NULL && dp->op[0].bytemode == FLOATCODE) |
252b5132 | 12078 | { |
55cf16e1 | 12079 | get_sib (info, sizeflag); |
252b5132 RH |
12080 | dofloat (sizeflag); |
12081 | } | |
12082 | else | |
12083 | { | |
8bb15339 | 12084 | dp = get_valid_dis386 (dp, info); |
b844680a | 12085 | if (dp != NULL && putop (dp->name, sizeflag) == 0) |
6c067bbb | 12086 | { |
55cf16e1 | 12087 | get_sib (info, sizeflag); |
ce518a5f L |
12088 | for (i = 0; i < MAX_OPERANDS; ++i) |
12089 | { | |
246c51aa | 12090 | obufp = op_out[i]; |
ce518a5f L |
12091 | op_ad = MAX_OPERANDS - 1 - i; |
12092 | if (dp->op[i].rtn) | |
12093 | (*dp->op[i].rtn) (dp->op[i].bytemode, sizeflag); | |
43234a1e L |
12094 | /* For EVEX instruction after the last operand masking |
12095 | should be printed. */ | |
12096 | if (i == 0 && vex.evex) | |
12097 | { | |
12098 | /* Don't print {%k0}. */ | |
12099 | if (vex.mask_register_specifier) | |
12100 | { | |
12101 | oappend ("{"); | |
12102 | oappend (names_mask[vex.mask_register_specifier]); | |
12103 | oappend ("}"); | |
12104 | } | |
12105 | if (vex.zeroing) | |
12106 | oappend ("{z}"); | |
12107 | } | |
ce518a5f | 12108 | } |
6439fc28 | 12109 | } |
252b5132 RH |
12110 | } |
12111 | ||
1d67fe3b TT |
12112 | /* Clear instruction information. */ |
12113 | if (the_info) | |
12114 | { | |
12115 | the_info->insn_info_valid = 0; | |
12116 | the_info->branch_delay_insns = 0; | |
12117 | the_info->data_size = 0; | |
12118 | the_info->insn_type = dis_noninsn; | |
12119 | the_info->target = 0; | |
12120 | the_info->target2 = 0; | |
12121 | } | |
12122 | ||
12123 | /* Reset jump operation indicator. */ | |
12124 | op_is_jump = FALSE; | |
12125 | ||
12126 | { | |
12127 | int jump_detection = 0; | |
12128 | ||
12129 | /* Extract flags. */ | |
12130 | for (i = 0; i < MAX_OPERANDS; ++i) | |
12131 | { | |
12132 | if ((dp->op[i].rtn == OP_J) | |
12133 | || (dp->op[i].rtn == OP_indirE)) | |
12134 | jump_detection |= 1; | |
12135 | else if ((dp->op[i].rtn == BND_Fixup) | |
12136 | || (!dp->op[i].rtn && !dp->op[i].bytemode)) | |
12137 | jump_detection |= 2; | |
12138 | else if ((dp->op[i].bytemode == cond_jump_mode) | |
12139 | || (dp->op[i].bytemode == loop_jcxz_mode)) | |
12140 | jump_detection |= 4; | |
12141 | } | |
12142 | ||
12143 | /* Determine if this is a jump or branch. */ | |
12144 | if ((jump_detection & 0x3) == 0x3) | |
12145 | { | |
12146 | op_is_jump = TRUE; | |
12147 | if (jump_detection & 0x4) | |
12148 | the_info->insn_type = dis_condbranch; | |
12149 | else | |
12150 | the_info->insn_type = | |
12151 | (dp->name && !strncmp(dp->name, "call", 4)) | |
12152 | ? dis_jsr : dis_branch; | |
12153 | } | |
12154 | } | |
12155 | ||
63c6fc6c L |
12156 | /* If VEX.vvvv and EVEX.vvvv are unused, they must be all 1s, which |
12157 | are all 0s in inverted form. */ | |
12158 | if (need_vex && vex.register_specifier != 0) | |
12159 | { | |
12160 | (*info->fprintf_func) (info->stream, "(bad)"); | |
12161 | return end_codep - priv.the_buffer; | |
12162 | } | |
12163 | ||
d869730d | 12164 | /* Check if the REX prefix is used. */ |
73239888 | 12165 | if ((rex ^ rex_used) == 0 && !need_vex && last_rex_prefix >= 0) |
f16cd0d5 L |
12166 | all_prefixes[last_rex_prefix] = 0; |
12167 | ||
5e6718e4 | 12168 | /* Check if the SEG prefix is used. */ |
f16cd0d5 L |
12169 | if ((prefixes & (PREFIX_CS | PREFIX_SS | PREFIX_DS | PREFIX_ES |
12170 | | PREFIX_FS | PREFIX_GS)) != 0 | |
285ca992 | 12171 | && (used_prefixes & active_seg_prefix) != 0) |
f16cd0d5 L |
12172 | all_prefixes[last_seg_prefix] = 0; |
12173 | ||
5e6718e4 | 12174 | /* Check if the ADDR prefix is used. */ |
f16cd0d5 L |
12175 | if ((prefixes & PREFIX_ADDR) != 0 |
12176 | && (used_prefixes & PREFIX_ADDR) != 0) | |
12177 | all_prefixes[last_addr_prefix] = 0; | |
12178 | ||
df18fdba L |
12179 | /* Check if the DATA prefix is used. */ |
12180 | if ((prefixes & PREFIX_DATA) != 0 | |
73239888 JB |
12181 | && (used_prefixes & PREFIX_DATA) != 0 |
12182 | && !need_vex) | |
df18fdba | 12183 | all_prefixes[last_data_prefix] = 0; |
f16cd0d5 | 12184 | |
df18fdba | 12185 | /* Print the extra prefixes. */ |
f16cd0d5 | 12186 | prefix_length = 0; |
f310f33d | 12187 | for (i = 0; i < (int) ARRAY_SIZE (all_prefixes); i++) |
f16cd0d5 L |
12188 | if (all_prefixes[i]) |
12189 | { | |
12190 | const char *name; | |
df18fdba | 12191 | name = prefix_name (all_prefixes[i], orig_sizeflag); |
f16cd0d5 L |
12192 | if (name == NULL) |
12193 | abort (); | |
12194 | prefix_length += strlen (name) + 1; | |
12195 | (*info->fprintf_func) (info->stream, "%s ", name); | |
12196 | } | |
b844680a | 12197 | |
285ca992 L |
12198 | /* If the mandatory PREFIX_REPZ/PREFIX_REPNZ/PREFIX_DATA prefix is |
12199 | unused, opcode is invalid. Since the PREFIX_DATA prefix may be | |
12200 | used by putop and MMX/SSE operand and may be overriden by the | |
12201 | PREFIX_REPZ/PREFIX_REPNZ fix, we check the PREFIX_DATA prefix | |
12202 | separately. */ | |
3888916d | 12203 | if (dp->prefix_requirement == PREFIX_OPCODE |
bf926894 JB |
12204 | && (((need_vex |
12205 | ? vex.prefix == REPE_PREFIX_OPCODE | |
12206 | || vex.prefix == REPNE_PREFIX_OPCODE | |
12207 | : (prefixes | |
12208 | & (PREFIX_REPZ | PREFIX_REPNZ)) != 0) | |
285ca992 L |
12209 | && (used_prefixes |
12210 | & (PREFIX_REPZ | PREFIX_REPNZ)) == 0) | |
bf926894 JB |
12211 | || (((need_vex |
12212 | ? vex.prefix == DATA_PREFIX_OPCODE | |
12213 | : ((prefixes | |
12214 | & (PREFIX_REPZ | PREFIX_REPNZ | PREFIX_DATA)) | |
12215 | == PREFIX_DATA)) | |
97e6786a JB |
12216 | && (used_prefixes & PREFIX_DATA) == 0)) |
12217 | || (vex.evex && !vex.w != !(used_prefixes & PREFIX_DATA)))) | |
285ca992 L |
12218 | { |
12219 | (*info->fprintf_func) (info->stream, "(bad)"); | |
12220 | return end_codep - priv.the_buffer; | |
12221 | } | |
12222 | ||
f16cd0d5 L |
12223 | /* Check maximum code length. */ |
12224 | if ((codep - start_codep) > MAX_CODE_LENGTH) | |
12225 | { | |
12226 | (*info->fprintf_func) (info->stream, "(bad)"); | |
12227 | return MAX_CODE_LENGTH; | |
12228 | } | |
b844680a | 12229 | |
ea397f5b | 12230 | obufp = mnemonicendp; |
f16cd0d5 | 12231 | for (i = strlen (obuf) + prefix_length; i < 6; i++) |
252b5132 RH |
12232 | oappend (" "); |
12233 | oappend (" "); | |
12234 | (*info->fprintf_func) (info->stream, "%s", obuf); | |
12235 | ||
12236 | /* The enter and bound instructions are printed with operands in the same | |
12237 | order as the intel book; everything else is printed in reverse order. */ | |
2da11e11 | 12238 | if (intel_syntax || two_source_ops) |
252b5132 | 12239 | { |
185b1163 L |
12240 | bfd_vma riprel; |
12241 | ||
ce518a5f | 12242 | for (i = 0; i < MAX_OPERANDS; ++i) |
6c067bbb | 12243 | op_txt[i] = op_out[i]; |
246c51aa | 12244 | |
3a8547d2 JB |
12245 | if (intel_syntax && dp && dp->op[2].rtn == OP_Rounding |
12246 | && dp->op[3].rtn == OP_E && dp->op[4].rtn == NULL) | |
12247 | { | |
12248 | op_txt[2] = op_out[3]; | |
12249 | op_txt[3] = op_out[2]; | |
12250 | } | |
12251 | ||
ce518a5f L |
12252 | for (i = 0; i < (MAX_OPERANDS >> 1); ++i) |
12253 | { | |
6c067bbb RM |
12254 | op_ad = op_index[i]; |
12255 | op_index[i] = op_index[MAX_OPERANDS - 1 - i]; | |
12256 | op_index[MAX_OPERANDS - 1 - i] = op_ad; | |
185b1163 L |
12257 | riprel = op_riprel[i]; |
12258 | op_riprel[i] = op_riprel [MAX_OPERANDS - 1 - i]; | |
12259 | op_riprel[MAX_OPERANDS - 1 - i] = riprel; | |
ce518a5f | 12260 | } |
252b5132 RH |
12261 | } |
12262 | else | |
12263 | { | |
ce518a5f | 12264 | for (i = 0; i < MAX_OPERANDS; ++i) |
6c067bbb | 12265 | op_txt[MAX_OPERANDS - 1 - i] = op_out[i]; |
050dfa73 MM |
12266 | } |
12267 | ||
ce518a5f L |
12268 | needcomma = 0; |
12269 | for (i = 0; i < MAX_OPERANDS; ++i) | |
12270 | if (*op_txt[i]) | |
12271 | { | |
12272 | if (needcomma) | |
12273 | (*info->fprintf_func) (info->stream, ","); | |
12274 | if (op_index[i] != -1 && !op_riprel[i]) | |
1d67fe3b TT |
12275 | { |
12276 | bfd_vma target = (bfd_vma) op_address[op_index[i]]; | |
12277 | ||
12278 | if (the_info && op_is_jump) | |
12279 | { | |
12280 | the_info->insn_info_valid = 1; | |
12281 | the_info->branch_delay_insns = 0; | |
12282 | the_info->data_size = 0; | |
12283 | the_info->target = target; | |
12284 | the_info->target2 = 0; | |
12285 | } | |
12286 | (*info->print_address_func) (target, info); | |
12287 | } | |
ce518a5f L |
12288 | else |
12289 | (*info->fprintf_func) (info->stream, "%s", op_txt[i]); | |
12290 | needcomma = 1; | |
12291 | } | |
050dfa73 | 12292 | |
ce518a5f | 12293 | for (i = 0; i < MAX_OPERANDS; i++) |
52b15da3 JH |
12294 | if (op_index[i] != -1 && op_riprel[i]) |
12295 | { | |
12296 | (*info->fprintf_func) (info->stream, " # "); | |
4fd7268a | 12297 | (*info->print_address_func) ((bfd_vma) (start_pc + (codep - start_codep) |
52b15da3 | 12298 | + op_address[op_index[i]]), info); |
185b1163 | 12299 | break; |
52b15da3 | 12300 | } |
e396998b | 12301 | return codep - priv.the_buffer; |
252b5132 RH |
12302 | } |
12303 | ||
6439fc28 | 12304 | static const char *float_mem[] = { |
252b5132 | 12305 | /* d8 */ |
7c52e0e8 L |
12306 | "fadd{s|}", |
12307 | "fmul{s|}", | |
12308 | "fcom{s|}", | |
12309 | "fcomp{s|}", | |
12310 | "fsub{s|}", | |
12311 | "fsubr{s|}", | |
12312 | "fdiv{s|}", | |
12313 | "fdivr{s|}", | |
db6eb5be | 12314 | /* d9 */ |
7c52e0e8 | 12315 | "fld{s|}", |
252b5132 | 12316 | "(bad)", |
7c52e0e8 L |
12317 | "fst{s|}", |
12318 | "fstp{s|}", | |
d1c36125 | 12319 | "fldenv{C|C}", |
252b5132 | 12320 | "fldcw", |
d1c36125 | 12321 | "fNstenv{C|C}", |
252b5132 RH |
12322 | "fNstcw", |
12323 | /* da */ | |
7c52e0e8 L |
12324 | "fiadd{l|}", |
12325 | "fimul{l|}", | |
12326 | "ficom{l|}", | |
12327 | "ficomp{l|}", | |
12328 | "fisub{l|}", | |
12329 | "fisubr{l|}", | |
12330 | "fidiv{l|}", | |
12331 | "fidivr{l|}", | |
252b5132 | 12332 | /* db */ |
7c52e0e8 L |
12333 | "fild{l|}", |
12334 | "fisttp{l|}", | |
12335 | "fist{l|}", | |
12336 | "fistp{l|}", | |
252b5132 | 12337 | "(bad)", |
464dc4af | 12338 | "fld{t|}", |
252b5132 | 12339 | "(bad)", |
464dc4af | 12340 | "fstp{t|}", |
252b5132 | 12341 | /* dc */ |
7c52e0e8 L |
12342 | "fadd{l|}", |
12343 | "fmul{l|}", | |
12344 | "fcom{l|}", | |
12345 | "fcomp{l|}", | |
12346 | "fsub{l|}", | |
12347 | "fsubr{l|}", | |
12348 | "fdiv{l|}", | |
12349 | "fdivr{l|}", | |
252b5132 | 12350 | /* dd */ |
7c52e0e8 L |
12351 | "fld{l|}", |
12352 | "fisttp{ll|}", | |
12353 | "fst{l||}", | |
12354 | "fstp{l|}", | |
d1c36125 | 12355 | "frstor{C|C}", |
252b5132 | 12356 | "(bad)", |
d1c36125 | 12357 | "fNsave{C|C}", |
252b5132 RH |
12358 | "fNstsw", |
12359 | /* de */ | |
ac465521 JB |
12360 | "fiadd{s|}", |
12361 | "fimul{s|}", | |
12362 | "ficom{s|}", | |
12363 | "ficomp{s|}", | |
12364 | "fisub{s|}", | |
12365 | "fisubr{s|}", | |
12366 | "fidiv{s|}", | |
12367 | "fidivr{s|}", | |
252b5132 | 12368 | /* df */ |
ac465521 JB |
12369 | "fild{s|}", |
12370 | "fisttp{s|}", | |
12371 | "fist{s|}", | |
12372 | "fistp{s|}", | |
252b5132 | 12373 | "fbld", |
7c52e0e8 | 12374 | "fild{ll|}", |
252b5132 | 12375 | "fbstp", |
7c52e0e8 | 12376 | "fistp{ll|}", |
1d9f512f AM |
12377 | }; |
12378 | ||
12379 | static const unsigned char float_mem_mode[] = { | |
12380 | /* d8 */ | |
12381 | d_mode, | |
12382 | d_mode, | |
12383 | d_mode, | |
12384 | d_mode, | |
12385 | d_mode, | |
12386 | d_mode, | |
12387 | d_mode, | |
12388 | d_mode, | |
12389 | /* d9 */ | |
12390 | d_mode, | |
12391 | 0, | |
12392 | d_mode, | |
12393 | d_mode, | |
12394 | 0, | |
12395 | w_mode, | |
12396 | 0, | |
12397 | w_mode, | |
12398 | /* da */ | |
12399 | d_mode, | |
12400 | d_mode, | |
12401 | d_mode, | |
12402 | d_mode, | |
12403 | d_mode, | |
12404 | d_mode, | |
12405 | d_mode, | |
12406 | d_mode, | |
12407 | /* db */ | |
12408 | d_mode, | |
12409 | d_mode, | |
12410 | d_mode, | |
12411 | d_mode, | |
12412 | 0, | |
9306ca4a | 12413 | t_mode, |
1d9f512f | 12414 | 0, |
9306ca4a | 12415 | t_mode, |
1d9f512f AM |
12416 | /* dc */ |
12417 | q_mode, | |
12418 | q_mode, | |
12419 | q_mode, | |
12420 | q_mode, | |
12421 | q_mode, | |
12422 | q_mode, | |
12423 | q_mode, | |
12424 | q_mode, | |
12425 | /* dd */ | |
12426 | q_mode, | |
12427 | q_mode, | |
12428 | q_mode, | |
12429 | q_mode, | |
12430 | 0, | |
12431 | 0, | |
12432 | 0, | |
12433 | w_mode, | |
12434 | /* de */ | |
12435 | w_mode, | |
12436 | w_mode, | |
12437 | w_mode, | |
12438 | w_mode, | |
12439 | w_mode, | |
12440 | w_mode, | |
12441 | w_mode, | |
12442 | w_mode, | |
12443 | /* df */ | |
12444 | w_mode, | |
12445 | w_mode, | |
12446 | w_mode, | |
12447 | w_mode, | |
9306ca4a | 12448 | t_mode, |
1d9f512f | 12449 | q_mode, |
9306ca4a | 12450 | t_mode, |
1d9f512f | 12451 | q_mode |
252b5132 RH |
12452 | }; |
12453 | ||
ce518a5f L |
12454 | #define ST { OP_ST, 0 } |
12455 | #define STi { OP_STi, 0 } | |
252b5132 | 12456 | |
48c97fa1 L |
12457 | #define FGRPd9_2 NULL, { { NULL, 1 } }, 0 |
12458 | #define FGRPd9_4 NULL, { { NULL, 2 } }, 0 | |
12459 | #define FGRPd9_5 NULL, { { NULL, 3 } }, 0 | |
12460 | #define FGRPd9_6 NULL, { { NULL, 4 } }, 0 | |
12461 | #define FGRPd9_7 NULL, { { NULL, 5 } }, 0 | |
12462 | #define FGRPda_5 NULL, { { NULL, 6 } }, 0 | |
12463 | #define FGRPdb_4 NULL, { { NULL, 7 } }, 0 | |
12464 | #define FGRPde_3 NULL, { { NULL, 8 } }, 0 | |
12465 | #define FGRPdf_4 NULL, { { NULL, 9 } }, 0 | |
252b5132 | 12466 | |
2da11e11 | 12467 | static const struct dis386 float_reg[][8] = { |
252b5132 RH |
12468 | /* d8 */ |
12469 | { | |
bf890a93 IT |
12470 | { "fadd", { ST, STi }, 0 }, |
12471 | { "fmul", { ST, STi }, 0 }, | |
12472 | { "fcom", { STi }, 0 }, | |
12473 | { "fcomp", { STi }, 0 }, | |
12474 | { "fsub", { ST, STi }, 0 }, | |
12475 | { "fsubr", { ST, STi }, 0 }, | |
12476 | { "fdiv", { ST, STi }, 0 }, | |
12477 | { "fdivr", { ST, STi }, 0 }, | |
252b5132 RH |
12478 | }, |
12479 | /* d9 */ | |
12480 | { | |
bf890a93 IT |
12481 | { "fld", { STi }, 0 }, |
12482 | { "fxch", { STi }, 0 }, | |
252b5132 | 12483 | { FGRPd9_2 }, |
592d1631 | 12484 | { Bad_Opcode }, |
252b5132 RH |
12485 | { FGRPd9_4 }, |
12486 | { FGRPd9_5 }, | |
12487 | { FGRPd9_6 }, | |
12488 | { FGRPd9_7 }, | |
12489 | }, | |
12490 | /* da */ | |
12491 | { | |
bf890a93 IT |
12492 | { "fcmovb", { ST, STi }, 0 }, |
12493 | { "fcmove", { ST, STi }, 0 }, | |
12494 | { "fcmovbe",{ ST, STi }, 0 }, | |
12495 | { "fcmovu", { ST, STi }, 0 }, | |
592d1631 | 12496 | { Bad_Opcode }, |
252b5132 | 12497 | { FGRPda_5 }, |
592d1631 L |
12498 | { Bad_Opcode }, |
12499 | { Bad_Opcode }, | |
252b5132 RH |
12500 | }, |
12501 | /* db */ | |
12502 | { | |
bf890a93 IT |
12503 | { "fcmovnb",{ ST, STi }, 0 }, |
12504 | { "fcmovne",{ ST, STi }, 0 }, | |
12505 | { "fcmovnbe",{ ST, STi }, 0 }, | |
12506 | { "fcmovnu",{ ST, STi }, 0 }, | |
252b5132 | 12507 | { FGRPdb_4 }, |
bf890a93 IT |
12508 | { "fucomi", { ST, STi }, 0 }, |
12509 | { "fcomi", { ST, STi }, 0 }, | |
592d1631 | 12510 | { Bad_Opcode }, |
252b5132 RH |
12511 | }, |
12512 | /* dc */ | |
12513 | { | |
bf890a93 IT |
12514 | { "fadd", { STi, ST }, 0 }, |
12515 | { "fmul", { STi, ST }, 0 }, | |
592d1631 L |
12516 | { Bad_Opcode }, |
12517 | { Bad_Opcode }, | |
d53e6b98 JB |
12518 | { "fsub{!M|r}", { STi, ST }, 0 }, |
12519 | { "fsub{M|}", { STi, ST }, 0 }, | |
12520 | { "fdiv{!M|r}", { STi, ST }, 0 }, | |
12521 | { "fdiv{M|}", { STi, ST }, 0 }, | |
252b5132 RH |
12522 | }, |
12523 | /* dd */ | |
12524 | { | |
bf890a93 | 12525 | { "ffree", { STi }, 0 }, |
592d1631 | 12526 | { Bad_Opcode }, |
bf890a93 IT |
12527 | { "fst", { STi }, 0 }, |
12528 | { "fstp", { STi }, 0 }, | |
12529 | { "fucom", { STi }, 0 }, | |
12530 | { "fucomp", { STi }, 0 }, | |
592d1631 L |
12531 | { Bad_Opcode }, |
12532 | { Bad_Opcode }, | |
252b5132 RH |
12533 | }, |
12534 | /* de */ | |
12535 | { | |
bf890a93 IT |
12536 | { "faddp", { STi, ST }, 0 }, |
12537 | { "fmulp", { STi, ST }, 0 }, | |
592d1631 | 12538 | { Bad_Opcode }, |
252b5132 | 12539 | { FGRPde_3 }, |
d53e6b98 JB |
12540 | { "fsub{!M|r}p", { STi, ST }, 0 }, |
12541 | { "fsub{M|}p", { STi, ST }, 0 }, | |
12542 | { "fdiv{!M|r}p", { STi, ST }, 0 }, | |
12543 | { "fdiv{M|}p", { STi, ST }, 0 }, | |
252b5132 RH |
12544 | }, |
12545 | /* df */ | |
12546 | { | |
bf890a93 | 12547 | { "ffreep", { STi }, 0 }, |
592d1631 L |
12548 | { Bad_Opcode }, |
12549 | { Bad_Opcode }, | |
12550 | { Bad_Opcode }, | |
252b5132 | 12551 | { FGRPdf_4 }, |
bf890a93 IT |
12552 | { "fucomip", { ST, STi }, 0 }, |
12553 | { "fcomip", { ST, STi }, 0 }, | |
592d1631 | 12554 | { Bad_Opcode }, |
252b5132 RH |
12555 | }, |
12556 | }; | |
12557 | ||
252b5132 | 12558 | static char *fgrps[][8] = { |
48c97fa1 L |
12559 | /* Bad opcode 0 */ |
12560 | { | |
12561 | "(bad)","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)", | |
12562 | }, | |
12563 | ||
12564 | /* d9_2 1 */ | |
252b5132 RH |
12565 | { |
12566 | "fnop","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)", | |
12567 | }, | |
12568 | ||
48c97fa1 | 12569 | /* d9_4 2 */ |
252b5132 RH |
12570 | { |
12571 | "fchs","fabs","(bad)","(bad)","ftst","fxam","(bad)","(bad)", | |
12572 | }, | |
12573 | ||
48c97fa1 | 12574 | /* d9_5 3 */ |
252b5132 RH |
12575 | { |
12576 | "fld1","fldl2t","fldl2e","fldpi","fldlg2","fldln2","fldz","(bad)", | |
12577 | }, | |
12578 | ||
48c97fa1 | 12579 | /* d9_6 4 */ |
252b5132 RH |
12580 | { |
12581 | "f2xm1","fyl2x","fptan","fpatan","fxtract","fprem1","fdecstp","fincstp", | |
12582 | }, | |
12583 | ||
48c97fa1 | 12584 | /* d9_7 5 */ |
252b5132 RH |
12585 | { |
12586 | "fprem","fyl2xp1","fsqrt","fsincos","frndint","fscale","fsin","fcos", | |
12587 | }, | |
12588 | ||
48c97fa1 | 12589 | /* da_5 6 */ |
252b5132 RH |
12590 | { |
12591 | "(bad)","fucompp","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)", | |
12592 | }, | |
12593 | ||
48c97fa1 | 12594 | /* db_4 7 */ |
252b5132 | 12595 | { |
309d3373 JB |
12596 | "fNeni(8087 only)","fNdisi(8087 only)","fNclex","fNinit", |
12597 | "fNsetpm(287 only)","frstpm(287 only)","(bad)","(bad)", | |
252b5132 RH |
12598 | }, |
12599 | ||
48c97fa1 | 12600 | /* de_3 8 */ |
252b5132 RH |
12601 | { |
12602 | "(bad)","fcompp","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)", | |
12603 | }, | |
12604 | ||
48c97fa1 | 12605 | /* df_4 9 */ |
252b5132 RH |
12606 | { |
12607 | "fNstsw","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)", | |
12608 | }, | |
12609 | }; | |
12610 | ||
b6169b20 L |
12611 | static void |
12612 | swap_operand (void) | |
12613 | { | |
12614 | mnemonicendp[0] = '.'; | |
12615 | mnemonicendp[1] = 's'; | |
12616 | mnemonicendp += 2; | |
12617 | } | |
12618 | ||
b844680a L |
12619 | static void |
12620 | OP_Skip_MODRM (int bytemode ATTRIBUTE_UNUSED, | |
12621 | int sizeflag ATTRIBUTE_UNUSED) | |
12622 | { | |
12623 | /* Skip mod/rm byte. */ | |
12624 | MODRM_CHECK; | |
12625 | codep++; | |
12626 | } | |
12627 | ||
252b5132 | 12628 | static void |
26ca5450 | 12629 | dofloat (int sizeflag) |
252b5132 | 12630 | { |
2da11e11 | 12631 | const struct dis386 *dp; |
252b5132 RH |
12632 | unsigned char floatop; |
12633 | ||
12634 | floatop = codep[-1]; | |
12635 | ||
7967e09e | 12636 | if (modrm.mod != 3) |
252b5132 | 12637 | { |
7967e09e | 12638 | int fp_indx = (floatop - 0xd8) * 8 + modrm.reg; |
1d9f512f AM |
12639 | |
12640 | putop (float_mem[fp_indx], sizeflag); | |
ce518a5f | 12641 | obufp = op_out[0]; |
6e50d963 | 12642 | op_ad = 2; |
1d9f512f | 12643 | OP_E (float_mem_mode[fp_indx], sizeflag); |
252b5132 RH |
12644 | return; |
12645 | } | |
6608db57 | 12646 | /* Skip mod/rm byte. */ |
4bba6815 | 12647 | MODRM_CHECK; |
252b5132 RH |
12648 | codep++; |
12649 | ||
7967e09e | 12650 | dp = &float_reg[floatop - 0xd8][modrm.reg]; |
252b5132 RH |
12651 | if (dp->name == NULL) |
12652 | { | |
7967e09e | 12653 | putop (fgrps[dp->op[0].bytemode][modrm.rm], sizeflag); |
252b5132 | 12654 | |
6608db57 | 12655 | /* Instruction fnstsw is only one with strange arg. */ |
252b5132 | 12656 | if (floatop == 0xdf && codep[-1] == 0xe0) |
ce518a5f | 12657 | strcpy (op_out[0], names16[0]); |
252b5132 RH |
12658 | } |
12659 | else | |
12660 | { | |
12661 | putop (dp->name, sizeflag); | |
12662 | ||
ce518a5f | 12663 | obufp = op_out[0]; |
6e50d963 | 12664 | op_ad = 2; |
ce518a5f L |
12665 | if (dp->op[0].rtn) |
12666 | (*dp->op[0].rtn) (dp->op[0].bytemode, sizeflag); | |
6e50d963 | 12667 | |
ce518a5f | 12668 | obufp = op_out[1]; |
6e50d963 | 12669 | op_ad = 1; |
ce518a5f L |
12670 | if (dp->op[1].rtn) |
12671 | (*dp->op[1].rtn) (dp->op[1].bytemode, sizeflag); | |
252b5132 RH |
12672 | } |
12673 | } | |
12674 | ||
9ce09ba2 RM |
12675 | /* Like oappend (below), but S is a string starting with '%'. |
12676 | In Intel syntax, the '%' is elided. */ | |
12677 | static void | |
12678 | oappend_maybe_intel (const char *s) | |
12679 | { | |
12680 | oappend (s + intel_syntax); | |
12681 | } | |
12682 | ||
252b5132 | 12683 | static void |
26ca5450 | 12684 | OP_ST (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) |
252b5132 | 12685 | { |
9ce09ba2 | 12686 | oappend_maybe_intel ("%st"); |
252b5132 RH |
12687 | } |
12688 | ||
252b5132 | 12689 | static void |
26ca5450 | 12690 | OP_STi (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) |
252b5132 | 12691 | { |
7967e09e | 12692 | sprintf (scratchbuf, "%%st(%d)", modrm.rm); |
9ce09ba2 | 12693 | oappend_maybe_intel (scratchbuf); |
252b5132 RH |
12694 | } |
12695 | ||
6608db57 | 12696 | /* Capital letters in template are macros. */ |
6439fc28 | 12697 | static int |
d3ce72d0 | 12698 | putop (const char *in_template, int sizeflag) |
252b5132 | 12699 | { |
2da11e11 | 12700 | const char *p; |
9306ca4a | 12701 | int alt = 0; |
9d141669 | 12702 | int cond = 1; |
98b528ac L |
12703 | unsigned int l = 0, len = 1; |
12704 | char last[4]; | |
12705 | ||
12706 | #define SAVE_LAST(c) \ | |
12707 | if (l < len && l < sizeof (last)) \ | |
12708 | last[l++] = c; \ | |
12709 | else \ | |
12710 | abort (); | |
252b5132 | 12711 | |
d3ce72d0 | 12712 | for (p = in_template; *p; p++) |
252b5132 RH |
12713 | { |
12714 | switch (*p) | |
12715 | { | |
12716 | default: | |
12717 | *obufp++ = *p; | |
12718 | break; | |
98b528ac L |
12719 | case '%': |
12720 | len++; | |
12721 | break; | |
9d141669 L |
12722 | case '!': |
12723 | cond = 0; | |
12724 | break; | |
6439fc28 | 12725 | case '{': |
6439fc28 | 12726 | if (intel_syntax) |
6439fc28 AM |
12727 | { |
12728 | while (*++p != '|') | |
7c52e0e8 L |
12729 | if (*p == '}' || *p == '\0') |
12730 | abort (); | |
d1c36125 | 12731 | alt = 1; |
6439fc28 | 12732 | } |
d1c36125 | 12733 | break; |
6439fc28 AM |
12734 | case '|': |
12735 | while (*++p != '}') | |
12736 | { | |
12737 | if (*p == '\0') | |
12738 | abort (); | |
12739 | } | |
12740 | break; | |
12741 | case '}': | |
d1c36125 | 12742 | alt = 0; |
6439fc28 | 12743 | break; |
252b5132 | 12744 | case 'A': |
db6eb5be AM |
12745 | if (intel_syntax) |
12746 | break; | |
7967e09e | 12747 | if (modrm.mod != 3 || (sizeflag & SUFFIX_ALWAYS)) |
252b5132 RH |
12748 | *obufp++ = 'b'; |
12749 | break; | |
12750 | case 'B': | |
4b06377f L |
12751 | if (l == 0 && len == 1) |
12752 | { | |
dc1e8a47 | 12753 | case_B: |
4b06377f L |
12754 | if (intel_syntax) |
12755 | break; | |
12756 | if (sizeflag & SUFFIX_ALWAYS) | |
12757 | *obufp++ = 'b'; | |
12758 | } | |
12759 | else | |
12760 | { | |
12761 | if (l != 1 | |
12762 | || len != 2 | |
12763 | || last[0] != 'L') | |
12764 | { | |
12765 | SAVE_LAST (*p); | |
12766 | break; | |
12767 | } | |
12768 | ||
12769 | if (address_mode == mode_64bit | |
12770 | && !(prefixes & PREFIX_ADDR)) | |
12771 | { | |
12772 | *obufp++ = 'a'; | |
12773 | *obufp++ = 'b'; | |
12774 | *obufp++ = 's'; | |
12775 | } | |
12776 | ||
12777 | goto case_B; | |
12778 | } | |
252b5132 | 12779 | break; |
9306ca4a JB |
12780 | case 'C': |
12781 | if (intel_syntax && !alt) | |
12782 | break; | |
12783 | if ((prefixes & PREFIX_DATA) || (sizeflag & SUFFIX_ALWAYS)) | |
12784 | { | |
12785 | if (sizeflag & DFLAG) | |
12786 | *obufp++ = intel_syntax ? 'd' : 'l'; | |
12787 | else | |
12788 | *obufp++ = intel_syntax ? 'w' : 's'; | |
12789 | used_prefixes |= (prefixes & PREFIX_DATA); | |
12790 | } | |
12791 | break; | |
ed7841b3 JB |
12792 | case 'D': |
12793 | if (intel_syntax || !(sizeflag & SUFFIX_ALWAYS)) | |
12794 | break; | |
161a04f6 | 12795 | USED_REX (REX_W); |
7967e09e | 12796 | if (modrm.mod == 3) |
ed7841b3 | 12797 | { |
161a04f6 | 12798 | if (rex & REX_W) |
ed7841b3 | 12799 | *obufp++ = 'q'; |
ed7841b3 | 12800 | else |
f16cd0d5 L |
12801 | { |
12802 | if (sizeflag & DFLAG) | |
12803 | *obufp++ = intel_syntax ? 'd' : 'l'; | |
12804 | else | |
12805 | *obufp++ = 'w'; | |
12806 | used_prefixes |= (prefixes & PREFIX_DATA); | |
12807 | } | |
ed7841b3 JB |
12808 | } |
12809 | else | |
12810 | *obufp++ = 'w'; | |
12811 | break; | |
252b5132 | 12812 | case 'E': /* For jcxz/jecxz */ |
cb712a9e | 12813 | if (address_mode == mode_64bit) |
c1a64871 JH |
12814 | { |
12815 | if (sizeflag & AFLAG) | |
12816 | *obufp++ = 'r'; | |
12817 | else | |
12818 | *obufp++ = 'e'; | |
12819 | } | |
12820 | else | |
12821 | if (sizeflag & AFLAG) | |
12822 | *obufp++ = 'e'; | |
3ffd33cf AM |
12823 | used_prefixes |= (prefixes & PREFIX_ADDR); |
12824 | break; | |
12825 | case 'F': | |
db6eb5be AM |
12826 | if (intel_syntax) |
12827 | break; | |
e396998b | 12828 | if ((prefixes & PREFIX_ADDR) || (sizeflag & SUFFIX_ALWAYS)) |
3ffd33cf AM |
12829 | { |
12830 | if (sizeflag & AFLAG) | |
cb712a9e | 12831 | *obufp++ = address_mode == mode_64bit ? 'q' : 'l'; |
3ffd33cf | 12832 | else |
cb712a9e | 12833 | *obufp++ = address_mode == mode_64bit ? 'l' : 'w'; |
3ffd33cf AM |
12834 | used_prefixes |= (prefixes & PREFIX_ADDR); |
12835 | } | |
252b5132 | 12836 | break; |
52fd6d94 JB |
12837 | case 'G': |
12838 | if (intel_syntax || (obufp[-1] != 's' && !(sizeflag & SUFFIX_ALWAYS))) | |
12839 | break; | |
161a04f6 | 12840 | if ((rex & REX_W) || (sizeflag & DFLAG)) |
52fd6d94 JB |
12841 | *obufp++ = 'l'; |
12842 | else | |
12843 | *obufp++ = 'w'; | |
161a04f6 | 12844 | if (!(rex & REX_W)) |
52fd6d94 JB |
12845 | used_prefixes |= (prefixes & PREFIX_DATA); |
12846 | break; | |
5dd0794d | 12847 | case 'H': |
db6eb5be AM |
12848 | if (intel_syntax) |
12849 | break; | |
5dd0794d AM |
12850 | if ((prefixes & (PREFIX_CS | PREFIX_DS)) == PREFIX_CS |
12851 | || (prefixes & (PREFIX_CS | PREFIX_DS)) == PREFIX_DS) | |
12852 | { | |
12853 | used_prefixes |= prefixes & (PREFIX_CS | PREFIX_DS); | |
12854 | *obufp++ = ','; | |
12855 | *obufp++ = 'p'; | |
12856 | if (prefixes & PREFIX_DS) | |
12857 | *obufp++ = 't'; | |
12858 | else | |
12859 | *obufp++ = 'n'; | |
12860 | } | |
12861 | break; | |
42903f7f L |
12862 | case 'K': |
12863 | USED_REX (REX_W); | |
12864 | if (rex & REX_W) | |
12865 | *obufp++ = 'q'; | |
12866 | else | |
12867 | *obufp++ = 'd'; | |
12868 | break; | |
6dd5059a | 12869 | case 'Z': |
04d824a4 JB |
12870 | if (l != 0 || len != 1) |
12871 | { | |
12872 | if (l != 1 || len != 2 || last[0] != 'X') | |
12873 | { | |
12874 | SAVE_LAST (*p); | |
12875 | break; | |
12876 | } | |
12877 | if (!need_vex || !vex.evex) | |
12878 | abort (); | |
12879 | if (intel_syntax | |
12880 | || ((modrm.mod == 3 || vex.b) && !(sizeflag & SUFFIX_ALWAYS))) | |
12881 | break; | |
12882 | switch (vex.length) | |
12883 | { | |
12884 | case 128: | |
12885 | *obufp++ = 'x'; | |
12886 | break; | |
12887 | case 256: | |
12888 | *obufp++ = 'y'; | |
12889 | break; | |
12890 | case 512: | |
12891 | *obufp++ = 'z'; | |
12892 | break; | |
12893 | default: | |
12894 | abort (); | |
12895 | } | |
12896 | break; | |
12897 | } | |
6dd5059a L |
12898 | if (intel_syntax) |
12899 | break; | |
12900 | if (address_mode == mode_64bit && (sizeflag & SUFFIX_ALWAYS)) | |
12901 | { | |
12902 | *obufp++ = 'q'; | |
12903 | break; | |
12904 | } | |
12905 | /* Fall through. */ | |
98b528ac | 12906 | goto case_L; |
252b5132 | 12907 | case 'L': |
98b528ac L |
12908 | if (l != 0 || len != 1) |
12909 | { | |
12910 | SAVE_LAST (*p); | |
12911 | break; | |
12912 | } | |
dc1e8a47 | 12913 | case_L: |
db6eb5be AM |
12914 | if (intel_syntax) |
12915 | break; | |
252b5132 RH |
12916 | if (sizeflag & SUFFIX_ALWAYS) |
12917 | *obufp++ = 'l'; | |
252b5132 | 12918 | break; |
9d141669 L |
12919 | case 'M': |
12920 | if (intel_mnemonic != cond) | |
12921 | *obufp++ = 'r'; | |
12922 | break; | |
252b5132 RH |
12923 | case 'N': |
12924 | if ((prefixes & PREFIX_FWAIT) == 0) | |
12925 | *obufp++ = 'n'; | |
7d421014 ILT |
12926 | else |
12927 | used_prefixes |= PREFIX_FWAIT; | |
252b5132 | 12928 | break; |
52b15da3 | 12929 | case 'O': |
161a04f6 L |
12930 | USED_REX (REX_W); |
12931 | if (rex & REX_W) | |
6439fc28 | 12932 | *obufp++ = 'o'; |
a35ca55a JB |
12933 | else if (intel_syntax && (sizeflag & DFLAG)) |
12934 | *obufp++ = 'q'; | |
52b15da3 JH |
12935 | else |
12936 | *obufp++ = 'd'; | |
161a04f6 | 12937 | if (!(rex & REX_W)) |
a35ca55a | 12938 | used_prefixes |= (prefixes & PREFIX_DATA); |
52b15da3 | 12939 | break; |
07f5af7d L |
12940 | case '&': |
12941 | if (!intel_syntax | |
12942 | && address_mode == mode_64bit | |
12943 | && isa64 == intel64) | |
12944 | { | |
12945 | *obufp++ = 'q'; | |
12946 | break; | |
12947 | } | |
12948 | /* Fall through. */ | |
6439fc28 | 12949 | case 'T': |
d9e3625e L |
12950 | if (!intel_syntax |
12951 | && address_mode == mode_64bit | |
7bb15c6f | 12952 | && ((sizeflag & DFLAG) || (rex & REX_W))) |
6439fc28 AM |
12953 | { |
12954 | *obufp++ = 'q'; | |
12955 | break; | |
12956 | } | |
6608db57 | 12957 | /* Fall through. */ |
4b4c407a | 12958 | goto case_P; |
252b5132 | 12959 | case 'P': |
4b4c407a | 12960 | if (l == 0 && len == 1) |
d9e3625e | 12961 | { |
dc1e8a47 | 12962 | case_P: |
4b4c407a | 12963 | if (intel_syntax) |
d9e3625e | 12964 | { |
4b4c407a L |
12965 | if ((rex & REX_W) == 0 |
12966 | && (prefixes & PREFIX_DATA)) | |
12967 | { | |
12968 | if ((sizeflag & DFLAG) == 0) | |
12969 | *obufp++ = 'w'; | |
12970 | used_prefixes |= (prefixes & PREFIX_DATA); | |
12971 | } | |
12972 | break; | |
12973 | } | |
12974 | if ((prefixes & PREFIX_DATA) | |
12975 | || (rex & REX_W) | |
12976 | || (sizeflag & SUFFIX_ALWAYS)) | |
12977 | { | |
12978 | USED_REX (REX_W); | |
12979 | if (rex & REX_W) | |
12980 | *obufp++ = 'q'; | |
12981 | else | |
12982 | { | |
12983 | if (sizeflag & DFLAG) | |
12984 | *obufp++ = 'l'; | |
12985 | else | |
12986 | *obufp++ = 'w'; | |
12987 | used_prefixes |= (prefixes & PREFIX_DATA); | |
12988 | } | |
d9e3625e | 12989 | } |
d9e3625e | 12990 | } |
4b4c407a | 12991 | else |
252b5132 | 12992 | { |
4b4c407a L |
12993 | if (l != 1 || len != 2 || last[0] != 'L') |
12994 | { | |
12995 | SAVE_LAST (*p); | |
12996 | break; | |
12997 | } | |
12998 | ||
12999 | if ((prefixes & PREFIX_DATA) | |
13000 | || (rex & REX_W) | |
13001 | || (sizeflag & SUFFIX_ALWAYS)) | |
52b15da3 | 13002 | { |
4b4c407a L |
13003 | USED_REX (REX_W); |
13004 | if (rex & REX_W) | |
13005 | *obufp++ = 'q'; | |
13006 | else | |
13007 | { | |
13008 | if (sizeflag & DFLAG) | |
13009 | *obufp++ = intel_syntax ? 'd' : 'l'; | |
13010 | else | |
13011 | *obufp++ = 'w'; | |
13012 | used_prefixes |= (prefixes & PREFIX_DATA); | |
13013 | } | |
52b15da3 | 13014 | } |
252b5132 RH |
13015 | } |
13016 | break; | |
6439fc28 | 13017 | case 'U': |
db6eb5be AM |
13018 | if (intel_syntax) |
13019 | break; | |
7bb15c6f | 13020 | if (address_mode == mode_64bit |
6c067bbb | 13021 | && ((sizeflag & DFLAG) || (rex & REX_W))) |
6439fc28 | 13022 | { |
7967e09e | 13023 | if (modrm.mod != 3 || (sizeflag & SUFFIX_ALWAYS)) |
1a114b12 | 13024 | *obufp++ = 'q'; |
6439fc28 AM |
13025 | break; |
13026 | } | |
6608db57 | 13027 | /* Fall through. */ |
98b528ac | 13028 | goto case_Q; |
252b5132 | 13029 | case 'Q': |
98b528ac | 13030 | if (l == 0 && len == 1) |
252b5132 | 13031 | { |
dc1e8a47 | 13032 | case_Q: |
98b528ac L |
13033 | if (intel_syntax && !alt) |
13034 | break; | |
13035 | USED_REX (REX_W); | |
13036 | if (modrm.mod != 3 || (sizeflag & SUFFIX_ALWAYS)) | |
52b15da3 | 13037 | { |
98b528ac L |
13038 | if (rex & REX_W) |
13039 | *obufp++ = 'q'; | |
52b15da3 | 13040 | else |
98b528ac L |
13041 | { |
13042 | if (sizeflag & DFLAG) | |
13043 | *obufp++ = intel_syntax ? 'd' : 'l'; | |
13044 | else | |
13045 | *obufp++ = 'w'; | |
f16cd0d5 | 13046 | used_prefixes |= (prefixes & PREFIX_DATA); |
98b528ac | 13047 | } |
52b15da3 | 13048 | } |
98b528ac L |
13049 | } |
13050 | else | |
13051 | { | |
13052 | if (l != 1 || len != 2 || last[0] != 'L') | |
13053 | { | |
13054 | SAVE_LAST (*p); | |
13055 | break; | |
13056 | } | |
589958d6 | 13057 | if ((intel_syntax && need_modrm) |
98b528ac L |
13058 | || (modrm.mod == 3 && !(sizeflag & SUFFIX_ALWAYS))) |
13059 | break; | |
13060 | if ((rex & REX_W)) | |
13061 | { | |
13062 | USED_REX (REX_W); | |
13063 | *obufp++ = 'q'; | |
13064 | } | |
589958d6 JB |
13065 | else if((address_mode == mode_64bit && need_modrm) |
13066 | || (sizeflag & SUFFIX_ALWAYS)) | |
13067 | *obufp++ = intel_syntax? 'd' : 'l'; | |
252b5132 RH |
13068 | } |
13069 | break; | |
13070 | case 'R': | |
161a04f6 L |
13071 | USED_REX (REX_W); |
13072 | if (rex & REX_W) | |
a35ca55a JB |
13073 | *obufp++ = 'q'; |
13074 | else if (sizeflag & DFLAG) | |
c608c12e | 13075 | { |
a35ca55a | 13076 | if (intel_syntax) |
c608c12e | 13077 | *obufp++ = 'd'; |
c608c12e | 13078 | else |
a35ca55a | 13079 | *obufp++ = 'l'; |
c608c12e | 13080 | } |
252b5132 | 13081 | else |
a35ca55a JB |
13082 | *obufp++ = 'w'; |
13083 | if (intel_syntax && !p[1] | |
161a04f6 | 13084 | && ((rex & REX_W) || (sizeflag & DFLAG))) |
a35ca55a | 13085 | *obufp++ = 'e'; |
161a04f6 | 13086 | if (!(rex & REX_W)) |
52b15da3 | 13087 | used_prefixes |= (prefixes & PREFIX_DATA); |
252b5132 | 13088 | break; |
1a114b12 | 13089 | case 'V': |
4b06377f | 13090 | if (l == 0 && len == 1) |
1a114b12 | 13091 | { |
4b06377f L |
13092 | if (intel_syntax) |
13093 | break; | |
7bb15c6f | 13094 | if (address_mode == mode_64bit |
6c067bbb | 13095 | && ((sizeflag & DFLAG) || (rex & REX_W))) |
4b06377f L |
13096 | { |
13097 | if (sizeflag & SUFFIX_ALWAYS) | |
13098 | *obufp++ = 'q'; | |
13099 | break; | |
13100 | } | |
13101 | } | |
13102 | else | |
13103 | { | |
13104 | if (l != 1 | |
13105 | || len != 2 | |
13106 | || last[0] != 'L') | |
13107 | { | |
13108 | SAVE_LAST (*p); | |
13109 | break; | |
13110 | } | |
13111 | ||
13112 | if (rex & REX_W) | |
13113 | { | |
13114 | *obufp++ = 'a'; | |
13115 | *obufp++ = 'b'; | |
13116 | *obufp++ = 's'; | |
13117 | } | |
1a114b12 JB |
13118 | } |
13119 | /* Fall through. */ | |
4b06377f | 13120 | goto case_S; |
252b5132 | 13121 | case 'S': |
4b06377f | 13122 | if (l == 0 && len == 1) |
252b5132 | 13123 | { |
dc1e8a47 | 13124 | case_S: |
4b06377f L |
13125 | if (intel_syntax) |
13126 | break; | |
13127 | if (sizeflag & SUFFIX_ALWAYS) | |
52b15da3 | 13128 | { |
4b06377f L |
13129 | if (rex & REX_W) |
13130 | *obufp++ = 'q'; | |
52b15da3 | 13131 | else |
4b06377f L |
13132 | { |
13133 | if (sizeflag & DFLAG) | |
13134 | *obufp++ = 'l'; | |
13135 | else | |
13136 | *obufp++ = 'w'; | |
13137 | used_prefixes |= (prefixes & PREFIX_DATA); | |
13138 | } | |
13139 | } | |
13140 | } | |
13141 | else | |
13142 | { | |
13143 | if (l != 1 | |
13144 | || len != 2 | |
13145 | || last[0] != 'L') | |
13146 | { | |
13147 | SAVE_LAST (*p); | |
13148 | break; | |
52b15da3 | 13149 | } |
4b06377f L |
13150 | |
13151 | if (address_mode == mode_64bit | |
13152 | && !(prefixes & PREFIX_ADDR)) | |
13153 | { | |
13154 | *obufp++ = 'a'; | |
13155 | *obufp++ = 'b'; | |
13156 | *obufp++ = 's'; | |
13157 | } | |
13158 | ||
13159 | goto case_S; | |
252b5132 | 13160 | } |
252b5132 | 13161 | break; |
041bd2e0 | 13162 | case 'X': |
c0f3af97 L |
13163 | if (l != 0 || len != 1) |
13164 | { | |
13165 | SAVE_LAST (*p); | |
13166 | break; | |
13167 | } | |
bf926894 JB |
13168 | if (need_vex |
13169 | ? vex.prefix == DATA_PREFIX_OPCODE | |
13170 | : prefixes & PREFIX_DATA) | |
c0f3af97 | 13171 | { |
bf926894 JB |
13172 | *obufp++ = 'd'; |
13173 | used_prefixes |= PREFIX_DATA; | |
c0f3af97 | 13174 | } |
041bd2e0 | 13175 | else |
bf926894 | 13176 | *obufp++ = 's'; |
041bd2e0 | 13177 | break; |
76f227a5 | 13178 | case 'Y': |
c0f3af97 | 13179 | if (l == 0 && len == 1) |
9646c87b | 13180 | abort (); |
c0f3af97 L |
13181 | else |
13182 | { | |
13183 | if (l != 1 || len != 2 || last[0] != 'X') | |
13184 | { | |
13185 | SAVE_LAST (*p); | |
13186 | break; | |
13187 | } | |
13188 | if (!need_vex) | |
13189 | abort (); | |
13190 | if (intel_syntax | |
04d824a4 | 13191 | || ((modrm.mod == 3 || vex.b) && !(sizeflag & SUFFIX_ALWAYS))) |
c0f3af97 L |
13192 | break; |
13193 | switch (vex.length) | |
13194 | { | |
13195 | case 128: | |
13196 | *obufp++ = 'x'; | |
13197 | break; | |
13198 | case 256: | |
13199 | *obufp++ = 'y'; | |
13200 | break; | |
04d824a4 JB |
13201 | case 512: |
13202 | if (!vex.evex) | |
c0f3af97 | 13203 | default: |
04d824a4 | 13204 | abort (); |
c0f3af97 | 13205 | } |
76f227a5 JH |
13206 | } |
13207 | break; | |
252b5132 | 13208 | case 'W': |
0bfee649 | 13209 | if (l == 0 && len == 1) |
a35ca55a | 13210 | { |
0bfee649 L |
13211 | /* operand size flag for cwtl, cbtw */ |
13212 | USED_REX (REX_W); | |
13213 | if (rex & REX_W) | |
13214 | { | |
13215 | if (intel_syntax) | |
13216 | *obufp++ = 'd'; | |
13217 | else | |
13218 | *obufp++ = 'l'; | |
13219 | } | |
13220 | else if (sizeflag & DFLAG) | |
13221 | *obufp++ = 'w'; | |
a35ca55a | 13222 | else |
0bfee649 L |
13223 | *obufp++ = 'b'; |
13224 | if (!(rex & REX_W)) | |
13225 | used_prefixes |= (prefixes & PREFIX_DATA); | |
a35ca55a | 13226 | } |
252b5132 | 13227 | else |
0bfee649 | 13228 | { |
6c30d220 L |
13229 | if (l != 1 |
13230 | || len != 2 | |
13231 | || (last[0] != 'X' | |
13232 | && last[0] != 'L')) | |
0bfee649 L |
13233 | { |
13234 | SAVE_LAST (*p); | |
13235 | break; | |
13236 | } | |
13237 | if (!need_vex) | |
13238 | abort (); | |
6c30d220 L |
13239 | if (last[0] == 'X') |
13240 | *obufp++ = vex.w ? 'd': 's'; | |
13241 | else | |
13242 | *obufp++ = vex.w ? 'q': 'd'; | |
0bfee649 | 13243 | } |
252b5132 | 13244 | break; |
a72d2af2 L |
13245 | case '^': |
13246 | if (intel_syntax) | |
13247 | break; | |
5990e377 JB |
13248 | if (isa64 == intel64 && (rex & REX_W)) |
13249 | { | |
13250 | USED_REX (REX_W); | |
13251 | *obufp++ = 'q'; | |
13252 | break; | |
13253 | } | |
a72d2af2 L |
13254 | if ((prefixes & PREFIX_DATA) || (sizeflag & SUFFIX_ALWAYS)) |
13255 | { | |
13256 | if (sizeflag & DFLAG) | |
13257 | *obufp++ = 'l'; | |
13258 | else | |
13259 | *obufp++ = 'w'; | |
13260 | used_prefixes |= (prefixes & PREFIX_DATA); | |
13261 | } | |
13262 | break; | |
5db04b09 L |
13263 | case '@': |
13264 | if (intel_syntax) | |
13265 | break; | |
13266 | if (address_mode == mode_64bit | |
13267 | && (isa64 == intel64 | |
13268 | || ((sizeflag & DFLAG) || (rex & REX_W)))) | |
13269 | *obufp++ = 'q'; | |
13270 | else if ((prefixes & PREFIX_DATA)) | |
13271 | { | |
13272 | if (!(sizeflag & DFLAG)) | |
13273 | *obufp++ = 'w'; | |
13274 | used_prefixes |= (prefixes & PREFIX_DATA); | |
13275 | } | |
13276 | break; | |
252b5132 RH |
13277 | } |
13278 | } | |
13279 | *obufp = 0; | |
ea397f5b | 13280 | mnemonicendp = obufp; |
6439fc28 | 13281 | return 0; |
252b5132 RH |
13282 | } |
13283 | ||
13284 | static void | |
26ca5450 | 13285 | oappend (const char *s) |
252b5132 | 13286 | { |
ea397f5b | 13287 | obufp = stpcpy (obufp, s); |
252b5132 RH |
13288 | } |
13289 | ||
13290 | static void | |
26ca5450 | 13291 | append_seg (void) |
252b5132 | 13292 | { |
285ca992 L |
13293 | /* Only print the active segment register. */ |
13294 | if (!active_seg_prefix) | |
13295 | return; | |
13296 | ||
13297 | used_prefixes |= active_seg_prefix; | |
13298 | switch (active_seg_prefix) | |
7d421014 | 13299 | { |
285ca992 | 13300 | case PREFIX_CS: |
9ce09ba2 | 13301 | oappend_maybe_intel ("%cs:"); |
285ca992 L |
13302 | break; |
13303 | case PREFIX_DS: | |
9ce09ba2 | 13304 | oappend_maybe_intel ("%ds:"); |
285ca992 L |
13305 | break; |
13306 | case PREFIX_SS: | |
9ce09ba2 | 13307 | oappend_maybe_intel ("%ss:"); |
285ca992 L |
13308 | break; |
13309 | case PREFIX_ES: | |
9ce09ba2 | 13310 | oappend_maybe_intel ("%es:"); |
285ca992 L |
13311 | break; |
13312 | case PREFIX_FS: | |
9ce09ba2 | 13313 | oappend_maybe_intel ("%fs:"); |
285ca992 L |
13314 | break; |
13315 | case PREFIX_GS: | |
9ce09ba2 | 13316 | oappend_maybe_intel ("%gs:"); |
285ca992 L |
13317 | break; |
13318 | default: | |
13319 | break; | |
7d421014 | 13320 | } |
252b5132 RH |
13321 | } |
13322 | ||
13323 | static void | |
26ca5450 | 13324 | OP_indirE (int bytemode, int sizeflag) |
252b5132 RH |
13325 | { |
13326 | if (!intel_syntax) | |
13327 | oappend ("*"); | |
13328 | OP_E (bytemode, sizeflag); | |
13329 | } | |
13330 | ||
52b15da3 | 13331 | static void |
26ca5450 | 13332 | print_operand_value (char *buf, int hex, bfd_vma disp) |
52b15da3 | 13333 | { |
cb712a9e | 13334 | if (address_mode == mode_64bit) |
52b15da3 JH |
13335 | { |
13336 | if (hex) | |
13337 | { | |
13338 | char tmp[30]; | |
13339 | int i; | |
13340 | buf[0] = '0'; | |
13341 | buf[1] = 'x'; | |
13342 | sprintf_vma (tmp, disp); | |
6608db57 | 13343 | for (i = 0; tmp[i] == '0' && tmp[i + 1]; i++); |
52b15da3 JH |
13344 | strcpy (buf + 2, tmp + i); |
13345 | } | |
13346 | else | |
13347 | { | |
13348 | bfd_signed_vma v = disp; | |
13349 | char tmp[30]; | |
13350 | int i; | |
13351 | if (v < 0) | |
13352 | { | |
13353 | *(buf++) = '-'; | |
13354 | v = -disp; | |
6608db57 | 13355 | /* Check for possible overflow on 0x8000000000000000. */ |
52b15da3 JH |
13356 | if (v < 0) |
13357 | { | |
13358 | strcpy (buf, "9223372036854775808"); | |
13359 | return; | |
13360 | } | |
13361 | } | |
13362 | if (!v) | |
13363 | { | |
13364 | strcpy (buf, "0"); | |
13365 | return; | |
13366 | } | |
13367 | ||
13368 | i = 0; | |
13369 | tmp[29] = 0; | |
13370 | while (v) | |
13371 | { | |
6608db57 | 13372 | tmp[28 - i] = (v % 10) + '0'; |
52b15da3 JH |
13373 | v /= 10; |
13374 | i++; | |
13375 | } | |
13376 | strcpy (buf, tmp + 29 - i); | |
13377 | } | |
13378 | } | |
13379 | else | |
13380 | { | |
13381 | if (hex) | |
13382 | sprintf (buf, "0x%x", (unsigned int) disp); | |
13383 | else | |
13384 | sprintf (buf, "%d", (int) disp); | |
13385 | } | |
13386 | } | |
13387 | ||
5d669648 L |
13388 | /* Put DISP in BUF as signed hex number. */ |
13389 | ||
13390 | static void | |
13391 | print_displacement (char *buf, bfd_vma disp) | |
13392 | { | |
13393 | bfd_signed_vma val = disp; | |
13394 | char tmp[30]; | |
13395 | int i, j = 0; | |
13396 | ||
13397 | if (val < 0) | |
13398 | { | |
13399 | buf[j++] = '-'; | |
13400 | val = -disp; | |
13401 | ||
13402 | /* Check for possible overflow. */ | |
13403 | if (val < 0) | |
13404 | { | |
13405 | switch (address_mode) | |
13406 | { | |
13407 | case mode_64bit: | |
13408 | strcpy (buf + j, "0x8000000000000000"); | |
13409 | break; | |
13410 | case mode_32bit: | |
13411 | strcpy (buf + j, "0x80000000"); | |
13412 | break; | |
13413 | case mode_16bit: | |
13414 | strcpy (buf + j, "0x8000"); | |
13415 | break; | |
13416 | } | |
13417 | return; | |
13418 | } | |
13419 | } | |
13420 | ||
13421 | buf[j++] = '0'; | |
13422 | buf[j++] = 'x'; | |
13423 | ||
0af1713e | 13424 | sprintf_vma (tmp, (bfd_vma) val); |
5d669648 L |
13425 | for (i = 0; tmp[i] == '0'; i++) |
13426 | continue; | |
13427 | if (tmp[i] == '\0') | |
13428 | i--; | |
13429 | strcpy (buf + j, tmp + i); | |
13430 | } | |
13431 | ||
3f31e633 JB |
13432 | static void |
13433 | intel_operand_size (int bytemode, int sizeflag) | |
13434 | { | |
43234a1e L |
13435 | if (vex.evex |
13436 | && vex.b | |
13437 | && (bytemode == x_mode | |
13438 | || bytemode == evex_half_bcst_xmmq_mode)) | |
13439 | { | |
13440 | if (vex.w) | |
13441 | oappend ("QWORD PTR "); | |
13442 | else | |
13443 | oappend ("DWORD PTR "); | |
13444 | return; | |
13445 | } | |
3f31e633 JB |
13446 | switch (bytemode) |
13447 | { | |
13448 | case b_mode: | |
b6169b20 | 13449 | case b_swap_mode: |
42903f7f | 13450 | case dqb_mode: |
1ba585e8 | 13451 | case db_mode: |
3f31e633 JB |
13452 | oappend ("BYTE PTR "); |
13453 | break; | |
13454 | case w_mode: | |
1ba585e8 | 13455 | case dw_mode: |
3f31e633 JB |
13456 | case dqw_mode: |
13457 | oappend ("WORD PTR "); | |
13458 | break; | |
07f5af7d L |
13459 | case indir_v_mode: |
13460 | if (address_mode == mode_64bit && isa64 == intel64) | |
13461 | { | |
13462 | oappend ("QWORD PTR "); | |
13463 | break; | |
13464 | } | |
1a0670f3 | 13465 | /* Fall through. */ |
1a114b12 | 13466 | case stack_v_mode: |
7bb15c6f | 13467 | if (address_mode == mode_64bit && ((sizeflag & DFLAG) || (rex & REX_W))) |
3f31e633 JB |
13468 | { |
13469 | oappend ("QWORD PTR "); | |
3f31e633 JB |
13470 | break; |
13471 | } | |
1a0670f3 | 13472 | /* Fall through. */ |
3f31e633 | 13473 | case v_mode: |
b6169b20 | 13474 | case v_swap_mode: |
3f31e633 | 13475 | case dq_mode: |
161a04f6 L |
13476 | USED_REX (REX_W); |
13477 | if (rex & REX_W) | |
3f31e633 | 13478 | oappend ("QWORD PTR "); |
3f31e633 | 13479 | else |
f16cd0d5 L |
13480 | { |
13481 | if ((sizeflag & DFLAG) || bytemode == dq_mode) | |
13482 | oappend ("DWORD PTR "); | |
13483 | else | |
13484 | oappend ("WORD PTR "); | |
13485 | used_prefixes |= (prefixes & PREFIX_DATA); | |
13486 | } | |
3f31e633 | 13487 | break; |
52fd6d94 | 13488 | case z_mode: |
161a04f6 | 13489 | if ((rex & REX_W) || (sizeflag & DFLAG)) |
52fd6d94 JB |
13490 | *obufp++ = 'D'; |
13491 | oappend ("WORD PTR "); | |
161a04f6 | 13492 | if (!(rex & REX_W)) |
52fd6d94 JB |
13493 | used_prefixes |= (prefixes & PREFIX_DATA); |
13494 | break; | |
34b772a6 JB |
13495 | case a_mode: |
13496 | if (sizeflag & DFLAG) | |
13497 | oappend ("QWORD PTR "); | |
13498 | else | |
13499 | oappend ("DWORD PTR "); | |
13500 | used_prefixes |= (prefixes & PREFIX_DATA); | |
13501 | break; | |
bc31405e L |
13502 | case movsxd_mode: |
13503 | if (!(sizeflag & DFLAG) && isa64 == intel64) | |
13504 | oappend ("WORD PTR "); | |
13505 | else | |
13506 | oappend ("DWORD PTR "); | |
13507 | used_prefixes |= (prefixes & PREFIX_DATA); | |
13508 | break; | |
3f31e633 | 13509 | case d_mode: |
539f890d | 13510 | case d_scalar_swap_mode: |
fa99fab2 | 13511 | case d_swap_mode: |
42903f7f | 13512 | case dqd_mode: |
3f31e633 JB |
13513 | oappend ("DWORD PTR "); |
13514 | break; | |
13515 | case q_mode: | |
539f890d | 13516 | case q_scalar_swap_mode: |
b6169b20 | 13517 | case q_swap_mode: |
3f31e633 JB |
13518 | oappend ("QWORD PTR "); |
13519 | break; | |
13520 | case m_mode: | |
cb712a9e | 13521 | if (address_mode == mode_64bit) |
3f31e633 JB |
13522 | oappend ("QWORD PTR "); |
13523 | else | |
13524 | oappend ("DWORD PTR "); | |
13525 | break; | |
13526 | case f_mode: | |
13527 | if (sizeflag & DFLAG) | |
13528 | oappend ("FWORD PTR "); | |
13529 | else | |
13530 | oappend ("DWORD PTR "); | |
13531 | used_prefixes |= (prefixes & PREFIX_DATA); | |
13532 | break; | |
13533 | case t_mode: | |
13534 | oappend ("TBYTE PTR "); | |
13535 | break; | |
13536 | case x_mode: | |
b6169b20 | 13537 | case x_swap_mode: |
43234a1e L |
13538 | case evex_x_gscat_mode: |
13539 | case evex_x_nobcst_mode: | |
53467f57 IT |
13540 | case b_scalar_mode: |
13541 | case w_scalar_mode: | |
c0f3af97 L |
13542 | if (need_vex) |
13543 | { | |
13544 | switch (vex.length) | |
13545 | { | |
13546 | case 128: | |
13547 | oappend ("XMMWORD PTR "); | |
13548 | break; | |
13549 | case 256: | |
13550 | oappend ("YMMWORD PTR "); | |
13551 | break; | |
43234a1e L |
13552 | case 512: |
13553 | oappend ("ZMMWORD PTR "); | |
13554 | break; | |
c0f3af97 L |
13555 | default: |
13556 | abort (); | |
13557 | } | |
13558 | } | |
13559 | else | |
13560 | oappend ("XMMWORD PTR "); | |
13561 | break; | |
13562 | case xmm_mode: | |
3f31e633 JB |
13563 | oappend ("XMMWORD PTR "); |
13564 | break; | |
43234a1e L |
13565 | case ymm_mode: |
13566 | oappend ("YMMWORD PTR "); | |
13567 | break; | |
c0f3af97 | 13568 | case xmmq_mode: |
43234a1e | 13569 | case evex_half_bcst_xmmq_mode: |
c0f3af97 L |
13570 | if (!need_vex) |
13571 | abort (); | |
13572 | ||
13573 | switch (vex.length) | |
13574 | { | |
13575 | case 128: | |
13576 | oappend ("QWORD PTR "); | |
13577 | break; | |
13578 | case 256: | |
13579 | oappend ("XMMWORD PTR "); | |
13580 | break; | |
43234a1e L |
13581 | case 512: |
13582 | oappend ("YMMWORD PTR "); | |
13583 | break; | |
c0f3af97 L |
13584 | default: |
13585 | abort (); | |
13586 | } | |
13587 | break; | |
6c30d220 L |
13588 | case xmm_mb_mode: |
13589 | if (!need_vex) | |
13590 | abort (); | |
13591 | ||
13592 | switch (vex.length) | |
13593 | { | |
13594 | case 128: | |
13595 | case 256: | |
43234a1e | 13596 | case 512: |
6c30d220 L |
13597 | oappend ("BYTE PTR "); |
13598 | break; | |
13599 | default: | |
13600 | abort (); | |
13601 | } | |
13602 | break; | |
13603 | case xmm_mw_mode: | |
13604 | if (!need_vex) | |
13605 | abort (); | |
13606 | ||
13607 | switch (vex.length) | |
13608 | { | |
13609 | case 128: | |
13610 | case 256: | |
43234a1e | 13611 | case 512: |
6c30d220 L |
13612 | oappend ("WORD PTR "); |
13613 | break; | |
13614 | default: | |
13615 | abort (); | |
13616 | } | |
13617 | break; | |
13618 | case xmm_md_mode: | |
13619 | if (!need_vex) | |
13620 | abort (); | |
13621 | ||
13622 | switch (vex.length) | |
13623 | { | |
13624 | case 128: | |
13625 | case 256: | |
43234a1e | 13626 | case 512: |
6c30d220 L |
13627 | oappend ("DWORD PTR "); |
13628 | break; | |
13629 | default: | |
13630 | abort (); | |
13631 | } | |
13632 | break; | |
13633 | case xmm_mq_mode: | |
13634 | if (!need_vex) | |
13635 | abort (); | |
13636 | ||
13637 | switch (vex.length) | |
13638 | { | |
13639 | case 128: | |
13640 | case 256: | |
43234a1e | 13641 | case 512: |
6c30d220 L |
13642 | oappend ("QWORD PTR "); |
13643 | break; | |
13644 | default: | |
13645 | abort (); | |
13646 | } | |
13647 | break; | |
13648 | case xmmdw_mode: | |
13649 | if (!need_vex) | |
13650 | abort (); | |
13651 | ||
13652 | switch (vex.length) | |
13653 | { | |
13654 | case 128: | |
13655 | oappend ("WORD PTR "); | |
13656 | break; | |
13657 | case 256: | |
13658 | oappend ("DWORD PTR "); | |
13659 | break; | |
43234a1e L |
13660 | case 512: |
13661 | oappend ("QWORD PTR "); | |
13662 | break; | |
6c30d220 L |
13663 | default: |
13664 | abort (); | |
13665 | } | |
13666 | break; | |
13667 | case xmmqd_mode: | |
13668 | if (!need_vex) | |
13669 | abort (); | |
13670 | ||
13671 | switch (vex.length) | |
13672 | { | |
13673 | case 128: | |
13674 | oappend ("DWORD PTR "); | |
13675 | break; | |
13676 | case 256: | |
13677 | oappend ("QWORD PTR "); | |
13678 | break; | |
43234a1e L |
13679 | case 512: |
13680 | oappend ("XMMWORD PTR "); | |
13681 | break; | |
6c30d220 L |
13682 | default: |
13683 | abort (); | |
13684 | } | |
13685 | break; | |
c0f3af97 L |
13686 | case ymmq_mode: |
13687 | if (!need_vex) | |
13688 | abort (); | |
13689 | ||
13690 | switch (vex.length) | |
13691 | { | |
13692 | case 128: | |
13693 | oappend ("QWORD PTR "); | |
13694 | break; | |
13695 | case 256: | |
13696 | oappend ("YMMWORD PTR "); | |
13697 | break; | |
43234a1e L |
13698 | case 512: |
13699 | oappend ("ZMMWORD PTR "); | |
13700 | break; | |
c0f3af97 L |
13701 | default: |
13702 | abort (); | |
13703 | } | |
13704 | break; | |
6c30d220 L |
13705 | case ymmxmm_mode: |
13706 | if (!need_vex) | |
13707 | abort (); | |
13708 | ||
13709 | switch (vex.length) | |
13710 | { | |
13711 | case 128: | |
13712 | case 256: | |
13713 | oappend ("XMMWORD PTR "); | |
13714 | break; | |
13715 | default: | |
13716 | abort (); | |
13717 | } | |
13718 | break; | |
fb9c77c7 L |
13719 | case o_mode: |
13720 | oappend ("OWORD PTR "); | |
13721 | break; | |
1c480963 | 13722 | case vex_scalar_w_dq_mode: |
0bfee649 L |
13723 | if (!need_vex) |
13724 | abort (); | |
13725 | ||
13726 | if (vex.w) | |
13727 | oappend ("QWORD PTR "); | |
13728 | else | |
13729 | oappend ("DWORD PTR "); | |
13730 | break; | |
43234a1e L |
13731 | case vex_vsib_d_w_dq_mode: |
13732 | case vex_vsib_q_w_dq_mode: | |
13733 | if (!need_vex) | |
13734 | abort (); | |
13735 | ||
13736 | if (!vex.evex) | |
13737 | { | |
13738 | if (vex.w) | |
13739 | oappend ("QWORD PTR "); | |
13740 | else | |
13741 | oappend ("DWORD PTR "); | |
13742 | } | |
13743 | else | |
13744 | { | |
b28d1bda IT |
13745 | switch (vex.length) |
13746 | { | |
13747 | case 128: | |
13748 | oappend ("XMMWORD PTR "); | |
13749 | break; | |
13750 | case 256: | |
13751 | oappend ("YMMWORD PTR "); | |
13752 | break; | |
13753 | case 512: | |
13754 | oappend ("ZMMWORD PTR "); | |
13755 | break; | |
13756 | default: | |
13757 | abort (); | |
13758 | } | |
43234a1e L |
13759 | } |
13760 | break; | |
5fc35d96 IT |
13761 | case vex_vsib_q_w_d_mode: |
13762 | case vex_vsib_d_w_d_mode: | |
b28d1bda | 13763 | if (!need_vex || !vex.evex) |
5fc35d96 IT |
13764 | abort (); |
13765 | ||
b28d1bda IT |
13766 | switch (vex.length) |
13767 | { | |
13768 | case 128: | |
13769 | oappend ("QWORD PTR "); | |
13770 | break; | |
13771 | case 256: | |
13772 | oappend ("XMMWORD PTR "); | |
13773 | break; | |
13774 | case 512: | |
13775 | oappend ("YMMWORD PTR "); | |
13776 | break; | |
13777 | default: | |
13778 | abort (); | |
13779 | } | |
5fc35d96 IT |
13780 | |
13781 | break; | |
1ba585e8 IT |
13782 | case mask_bd_mode: |
13783 | if (!need_vex || vex.length != 128) | |
13784 | abort (); | |
13785 | if (vex.w) | |
13786 | oappend ("DWORD PTR "); | |
13787 | else | |
13788 | oappend ("BYTE PTR "); | |
13789 | break; | |
43234a1e L |
13790 | case mask_mode: |
13791 | if (!need_vex) | |
13792 | abort (); | |
1ba585e8 IT |
13793 | if (vex.w) |
13794 | oappend ("QWORD PTR "); | |
13795 | else | |
13796 | oappend ("WORD PTR "); | |
43234a1e | 13797 | break; |
6c75cc62 | 13798 | case v_bnd_mode: |
d276ec69 | 13799 | case v_bndmk_mode: |
3f31e633 JB |
13800 | default: |
13801 | break; | |
13802 | } | |
13803 | } | |
13804 | ||
252b5132 | 13805 | static void |
c0f3af97 | 13806 | OP_E_register (int bytemode, int sizeflag) |
252b5132 | 13807 | { |
c0f3af97 L |
13808 | int reg = modrm.rm; |
13809 | const char **names; | |
252b5132 | 13810 | |
c0f3af97 L |
13811 | USED_REX (REX_B); |
13812 | if ((rex & REX_B)) | |
13813 | reg += 8; | |
252b5132 | 13814 | |
b6169b20 | 13815 | if ((sizeflag & SUFFIX_ALWAYS) |
1ba585e8 | 13816 | && (bytemode == b_swap_mode |
9f79e886 | 13817 | || bytemode == bnd_swap_mode |
60227d64 | 13818 | || bytemode == v_swap_mode)) |
b6169b20 L |
13819 | swap_operand (); |
13820 | ||
c0f3af97 | 13821 | switch (bytemode) |
252b5132 | 13822 | { |
c0f3af97 | 13823 | case b_mode: |
b6169b20 | 13824 | case b_swap_mode: |
c0f3af97 L |
13825 | USED_REX (0); |
13826 | if (rex) | |
13827 | names = names8rex; | |
13828 | else | |
13829 | names = names8; | |
13830 | break; | |
13831 | case w_mode: | |
13832 | names = names16; | |
13833 | break; | |
13834 | case d_mode: | |
1ba585e8 IT |
13835 | case dw_mode: |
13836 | case db_mode: | |
c0f3af97 L |
13837 | names = names32; |
13838 | break; | |
13839 | case q_mode: | |
13840 | names = names64; | |
13841 | break; | |
13842 | case m_mode: | |
6c75cc62 | 13843 | case v_bnd_mode: |
c0f3af97 L |
13844 | names = address_mode == mode_64bit ? names64 : names32; |
13845 | break; | |
7e8b059b | 13846 | case bnd_mode: |
9f79e886 | 13847 | case bnd_swap_mode: |
0d96e4df L |
13848 | if (reg > 0x3) |
13849 | { | |
13850 | oappend ("(bad)"); | |
13851 | return; | |
13852 | } | |
7e8b059b L |
13853 | names = names_bnd; |
13854 | break; | |
07f5af7d L |
13855 | case indir_v_mode: |
13856 | if (address_mode == mode_64bit && isa64 == intel64) | |
13857 | { | |
13858 | names = names64; | |
13859 | break; | |
13860 | } | |
1a0670f3 | 13861 | /* Fall through. */ |
c0f3af97 | 13862 | case stack_v_mode: |
7bb15c6f | 13863 | if (address_mode == mode_64bit && ((sizeflag & DFLAG) || (rex & REX_W))) |
252b5132 | 13864 | { |
c0f3af97 | 13865 | names = names64; |
252b5132 | 13866 | break; |
252b5132 | 13867 | } |
c0f3af97 | 13868 | bytemode = v_mode; |
1a0670f3 | 13869 | /* Fall through. */ |
c0f3af97 | 13870 | case v_mode: |
b6169b20 | 13871 | case v_swap_mode: |
c0f3af97 L |
13872 | case dq_mode: |
13873 | case dqb_mode: | |
13874 | case dqd_mode: | |
13875 | case dqw_mode: | |
13876 | USED_REX (REX_W); | |
13877 | if (rex & REX_W) | |
13878 | names = names64; | |
c0f3af97 | 13879 | else |
f16cd0d5 | 13880 | { |
7bb15c6f | 13881 | if ((sizeflag & DFLAG) |
f16cd0d5 L |
13882 | || (bytemode != v_mode |
13883 | && bytemode != v_swap_mode)) | |
13884 | names = names32; | |
13885 | else | |
13886 | names = names16; | |
13887 | used_prefixes |= (prefixes & PREFIX_DATA); | |
13888 | } | |
c0f3af97 | 13889 | break; |
bc31405e L |
13890 | case movsxd_mode: |
13891 | if (!(sizeflag & DFLAG) && isa64 == intel64) | |
13892 | names = names16; | |
13893 | else | |
13894 | names = names32; | |
13895 | used_prefixes |= (prefixes & PREFIX_DATA); | |
13896 | break; | |
de89d0a3 IT |
13897 | case va_mode: |
13898 | names = (address_mode == mode_64bit | |
13899 | ? names64 : names32); | |
13900 | if (!(prefixes & PREFIX_ADDR)) | |
aa178437 IT |
13901 | names = (address_mode == mode_16bit |
13902 | ? names16 : names); | |
de89d0a3 IT |
13903 | else |
13904 | { | |
13905 | /* Remove "addr16/addr32". */ | |
13906 | all_prefixes[last_addr_prefix] = 0; | |
13907 | names = (address_mode != mode_32bit | |
13908 | ? names32 : names16); | |
13909 | used_prefixes |= PREFIX_ADDR; | |
13910 | } | |
13911 | break; | |
1ba585e8 | 13912 | case mask_bd_mode: |
43234a1e | 13913 | case mask_mode: |
9889cbb1 L |
13914 | if (reg > 0x7) |
13915 | { | |
13916 | oappend ("(bad)"); | |
13917 | return; | |
13918 | } | |
43234a1e L |
13919 | names = names_mask; |
13920 | break; | |
c0f3af97 L |
13921 | case 0: |
13922 | return; | |
13923 | default: | |
13924 | oappend (INTERNAL_DISASSEMBLER_ERROR); | |
252b5132 RH |
13925 | return; |
13926 | } | |
c0f3af97 L |
13927 | oappend (names[reg]); |
13928 | } | |
13929 | ||
13930 | static void | |
c1e679ec | 13931 | OP_E_memory (int bytemode, int sizeflag) |
c0f3af97 L |
13932 | { |
13933 | bfd_vma disp = 0; | |
13934 | int add = (rex & REX_B) ? 8 : 0; | |
13935 | int riprel = 0; | |
43234a1e L |
13936 | int shift; |
13937 | ||
13938 | if (vex.evex) | |
13939 | { | |
13940 | /* In EVEX, if operand doesn't allow broadcast, vex.b should be 0. */ | |
13941 | if (vex.b | |
13942 | && bytemode != x_mode | |
90a915bf | 13943 | && bytemode != xmmq_mode |
43234a1e L |
13944 | && bytemode != evex_half_bcst_xmmq_mode) |
13945 | { | |
13946 | BadOp (); | |
13947 | return; | |
13948 | } | |
13949 | switch (bytemode) | |
13950 | { | |
1ba585e8 IT |
13951 | case dqw_mode: |
13952 | case dw_mode: | |
1ba585e8 IT |
13953 | shift = 1; |
13954 | break; | |
13955 | case dqb_mode: | |
13956 | case db_mode: | |
13957 | shift = 0; | |
13958 | break; | |
b50c9f31 JB |
13959 | case dq_mode: |
13960 | if (address_mode != mode_64bit) | |
13961 | { | |
13962 | shift = 2; | |
13963 | break; | |
13964 | } | |
13965 | /* fall through */ | |
4102be5c | 13966 | case vex_scalar_w_dq_mode: |
43234a1e | 13967 | case vex_vsib_d_w_dq_mode: |
5fc35d96 | 13968 | case vex_vsib_d_w_d_mode: |
eaa9d1ad | 13969 | case vex_vsib_q_w_dq_mode: |
5fc35d96 | 13970 | case vex_vsib_q_w_d_mode: |
43234a1e | 13971 | case evex_x_gscat_mode: |
43234a1e L |
13972 | shift = vex.w ? 3 : 2; |
13973 | break; | |
43234a1e L |
13974 | case x_mode: |
13975 | case evex_half_bcst_xmmq_mode: | |
90a915bf | 13976 | case xmmq_mode: |
43234a1e L |
13977 | if (vex.b) |
13978 | { | |
13979 | shift = vex.w ? 3 : 2; | |
13980 | break; | |
13981 | } | |
1a0670f3 | 13982 | /* Fall through. */ |
43234a1e L |
13983 | case xmmqd_mode: |
13984 | case xmmdw_mode: | |
43234a1e L |
13985 | case ymmq_mode: |
13986 | case evex_x_nobcst_mode: | |
13987 | case x_swap_mode: | |
13988 | switch (vex.length) | |
13989 | { | |
13990 | case 128: | |
13991 | shift = 4; | |
13992 | break; | |
13993 | case 256: | |
13994 | shift = 5; | |
13995 | break; | |
13996 | case 512: | |
13997 | shift = 6; | |
13998 | break; | |
13999 | default: | |
14000 | abort (); | |
14001 | } | |
14002 | break; | |
14003 | case ymm_mode: | |
14004 | shift = 5; | |
14005 | break; | |
14006 | case xmm_mode: | |
14007 | shift = 4; | |
14008 | break; | |
14009 | case xmm_mq_mode: | |
14010 | case q_mode: | |
43234a1e L |
14011 | case q_swap_mode: |
14012 | case q_scalar_swap_mode: | |
14013 | shift = 3; | |
14014 | break; | |
14015 | case dqd_mode: | |
14016 | case xmm_md_mode: | |
14017 | case d_mode: | |
43234a1e L |
14018 | case d_swap_mode: |
14019 | case d_scalar_swap_mode: | |
14020 | shift = 2; | |
14021 | break; | |
5074ad8a | 14022 | case w_scalar_mode: |
43234a1e L |
14023 | case xmm_mw_mode: |
14024 | shift = 1; | |
14025 | break; | |
5074ad8a | 14026 | case b_scalar_mode: |
43234a1e L |
14027 | case xmm_mb_mode: |
14028 | shift = 0; | |
14029 | break; | |
14030 | default: | |
14031 | abort (); | |
14032 | } | |
14033 | /* Make necessary corrections to shift for modes that need it. | |
14034 | For these modes we currently have shift 4, 5 or 6 depending on | |
14035 | vex.length (it corresponds to xmmword, ymmword or zmmword | |
14036 | operand). We might want to make it 3, 4 or 5 (e.g. for | |
14037 | xmmq_mode). In case of broadcast enabled the corrections | |
14038 | aren't needed, as element size is always 32 or 64 bits. */ | |
90a915bf IT |
14039 | if (!vex.b |
14040 | && (bytemode == xmmq_mode | |
14041 | || bytemode == evex_half_bcst_xmmq_mode)) | |
43234a1e L |
14042 | shift -= 1; |
14043 | else if (bytemode == xmmqd_mode) | |
14044 | shift -= 2; | |
14045 | else if (bytemode == xmmdw_mode) | |
14046 | shift -= 3; | |
b28d1bda IT |
14047 | else if (bytemode == ymmq_mode && vex.length == 128) |
14048 | shift -= 1; | |
43234a1e L |
14049 | } |
14050 | else | |
14051 | shift = 0; | |
252b5132 | 14052 | |
c0f3af97 | 14053 | USED_REX (REX_B); |
3f31e633 JB |
14054 | if (intel_syntax) |
14055 | intel_operand_size (bytemode, sizeflag); | |
252b5132 RH |
14056 | append_seg (); |
14057 | ||
5d669648 | 14058 | if ((sizeflag & AFLAG) || address_mode == mode_64bit) |
252b5132 | 14059 | { |
5d669648 L |
14060 | /* 32/64 bit address mode */ |
14061 | int havedisp; | |
252b5132 RH |
14062 | int havesib; |
14063 | int havebase; | |
0f7da397 | 14064 | int haveindex; |
20afcfb7 | 14065 | int needindex; |
1bc60e56 | 14066 | int needaddr32; |
82c18208 | 14067 | int base, rbase; |
91d6fa6a | 14068 | int vindex = 0; |
252b5132 | 14069 | int scale = 0; |
7e8b059b L |
14070 | int addr32flag = !((sizeflag & AFLAG) |
14071 | || bytemode == v_bnd_mode | |
d276ec69 | 14072 | || bytemode == v_bndmk_mode |
9f79e886 JB |
14073 | || bytemode == bnd_mode |
14074 | || bytemode == bnd_swap_mode); | |
6c30d220 L |
14075 | const char **indexes64 = names64; |
14076 | const char **indexes32 = names32; | |
252b5132 RH |
14077 | |
14078 | havesib = 0; | |
14079 | havebase = 1; | |
0f7da397 | 14080 | haveindex = 0; |
7967e09e | 14081 | base = modrm.rm; |
252b5132 RH |
14082 | |
14083 | if (base == 4) | |
14084 | { | |
14085 | havesib = 1; | |
dfc8cf43 | 14086 | vindex = sib.index; |
161a04f6 L |
14087 | USED_REX (REX_X); |
14088 | if (rex & REX_X) | |
91d6fa6a | 14089 | vindex += 8; |
6c30d220 L |
14090 | switch (bytemode) |
14091 | { | |
14092 | case vex_vsib_d_w_dq_mode: | |
5fc35d96 | 14093 | case vex_vsib_d_w_d_mode: |
6c30d220 | 14094 | case vex_vsib_q_w_dq_mode: |
5fc35d96 | 14095 | case vex_vsib_q_w_d_mode: |
6c30d220 L |
14096 | if (!need_vex) |
14097 | abort (); | |
43234a1e L |
14098 | if (vex.evex) |
14099 | { | |
14100 | if (!vex.v) | |
14101 | vindex += 16; | |
14102 | } | |
6c30d220 L |
14103 | |
14104 | haveindex = 1; | |
14105 | switch (vex.length) | |
14106 | { | |
14107 | case 128: | |
7bb15c6f | 14108 | indexes64 = indexes32 = names_xmm; |
6c30d220 L |
14109 | break; |
14110 | case 256: | |
5fc35d96 IT |
14111 | if (!vex.w |
14112 | || bytemode == vex_vsib_q_w_dq_mode | |
14113 | || bytemode == vex_vsib_q_w_d_mode) | |
7bb15c6f | 14114 | indexes64 = indexes32 = names_ymm; |
6c30d220 | 14115 | else |
7bb15c6f | 14116 | indexes64 = indexes32 = names_xmm; |
6c30d220 | 14117 | break; |
43234a1e | 14118 | case 512: |
5fc35d96 IT |
14119 | if (!vex.w |
14120 | || bytemode == vex_vsib_q_w_dq_mode | |
14121 | || bytemode == vex_vsib_q_w_d_mode) | |
43234a1e L |
14122 | indexes64 = indexes32 = names_zmm; |
14123 | else | |
14124 | indexes64 = indexes32 = names_ymm; | |
14125 | break; | |
6c30d220 L |
14126 | default: |
14127 | abort (); | |
14128 | } | |
14129 | break; | |
14130 | default: | |
14131 | haveindex = vindex != 4; | |
14132 | break; | |
14133 | } | |
14134 | scale = sib.scale; | |
14135 | base = sib.base; | |
252b5132 RH |
14136 | codep++; |
14137 | } | |
82c18208 | 14138 | rbase = base + add; |
252b5132 | 14139 | |
7967e09e | 14140 | switch (modrm.mod) |
252b5132 RH |
14141 | { |
14142 | case 0: | |
82c18208 | 14143 | if (base == 5) |
252b5132 RH |
14144 | { |
14145 | havebase = 0; | |
cb712a9e | 14146 | if (address_mode == mode_64bit && !havesib) |
52b15da3 JH |
14147 | riprel = 1; |
14148 | disp = get32s (); | |
d276ec69 JB |
14149 | if (riprel && bytemode == v_bndmk_mode) |
14150 | { | |
14151 | oappend ("(bad)"); | |
14152 | return; | |
14153 | } | |
252b5132 RH |
14154 | } |
14155 | break; | |
14156 | case 1: | |
14157 | FETCH_DATA (the_info, codep + 1); | |
14158 | disp = *codep++; | |
14159 | if ((disp & 0x80) != 0) | |
14160 | disp -= 0x100; | |
43234a1e L |
14161 | if (vex.evex && shift > 0) |
14162 | disp <<= shift; | |
252b5132 RH |
14163 | break; |
14164 | case 2: | |
52b15da3 | 14165 | disp = get32s (); |
252b5132 RH |
14166 | break; |
14167 | } | |
14168 | ||
1bc60e56 L |
14169 | needindex = 0; |
14170 | needaddr32 = 0; | |
14171 | if (havesib | |
14172 | && !havebase | |
14173 | && !haveindex | |
14174 | && address_mode != mode_16bit) | |
14175 | { | |
14176 | if (address_mode == mode_64bit) | |
14177 | { | |
14178 | /* Display eiz instead of addr32. */ | |
14179 | needindex = addr32flag; | |
14180 | needaddr32 = 1; | |
14181 | } | |
14182 | else | |
14183 | { | |
14184 | /* In 32-bit mode, we need index register to tell [offset] | |
14185 | from [eiz*1 + offset]. */ | |
14186 | needindex = 1; | |
14187 | } | |
14188 | } | |
14189 | ||
20afcfb7 L |
14190 | havedisp = (havebase |
14191 | || needindex | |
14192 | || (havesib && (haveindex || scale != 0))); | |
5d669648 | 14193 | |
252b5132 | 14194 | if (!intel_syntax) |
82c18208 | 14195 | if (modrm.mod != 0 || base == 5) |
db6eb5be | 14196 | { |
5d669648 L |
14197 | if (havedisp || riprel) |
14198 | print_displacement (scratchbuf, disp); | |
14199 | else | |
14200 | print_operand_value (scratchbuf, 1, disp); | |
db6eb5be | 14201 | oappend (scratchbuf); |
52b15da3 JH |
14202 | if (riprel) |
14203 | { | |
14204 | set_op (disp, 1); | |
28596323 | 14205 | oappend (!addr32flag ? "(%rip)" : "(%eip)"); |
52b15da3 | 14206 | } |
db6eb5be | 14207 | } |
2da11e11 | 14208 | |
c1dc7af5 | 14209 | if ((havebase || haveindex || needindex || needaddr32 || riprel) |
a23b33b3 JB |
14210 | && (address_mode != mode_64bit |
14211 | || ((bytemode != v_bnd_mode) | |
14212 | && (bytemode != v_bndmk_mode) | |
14213 | && (bytemode != bnd_mode) | |
14214 | && (bytemode != bnd_swap_mode)))) | |
87767711 JB |
14215 | used_prefixes |= PREFIX_ADDR; |
14216 | ||
5d669648 | 14217 | if (havedisp || (intel_syntax && riprel)) |
252b5132 | 14218 | { |
252b5132 | 14219 | *obufp++ = open_char; |
52b15da3 | 14220 | if (intel_syntax && riprel) |
185b1163 L |
14221 | { |
14222 | set_op (disp, 1); | |
28596323 | 14223 | oappend (!addr32flag ? "rip" : "eip"); |
185b1163 | 14224 | } |
db6eb5be | 14225 | *obufp = '\0'; |
252b5132 | 14226 | if (havebase) |
7e8b059b | 14227 | oappend (address_mode == mode_64bit && !addr32flag |
82c18208 | 14228 | ? names64[rbase] : names32[rbase]); |
252b5132 RH |
14229 | if (havesib) |
14230 | { | |
db51cc60 L |
14231 | /* ESP/RSP won't allow index. If base isn't ESP/RSP, |
14232 | print index to tell base + index from base. */ | |
14233 | if (scale != 0 | |
20afcfb7 | 14234 | || needindex |
db51cc60 L |
14235 | || haveindex |
14236 | || (havebase && base != ESP_REG_NUM)) | |
252b5132 | 14237 | { |
9306ca4a | 14238 | if (!intel_syntax || havebase) |
db6eb5be | 14239 | { |
9306ca4a JB |
14240 | *obufp++ = separator_char; |
14241 | *obufp = '\0'; | |
db6eb5be | 14242 | } |
db51cc60 | 14243 | if (haveindex) |
7e8b059b | 14244 | oappend (address_mode == mode_64bit && !addr32flag |
6c30d220 | 14245 | ? indexes64[vindex] : indexes32[vindex]); |
db51cc60 | 14246 | else |
7e8b059b | 14247 | oappend (address_mode == mode_64bit && !addr32flag |
db51cc60 L |
14248 | ? index64 : index32); |
14249 | ||
db6eb5be AM |
14250 | *obufp++ = scale_char; |
14251 | *obufp = '\0'; | |
14252 | sprintf (scratchbuf, "%d", 1 << scale); | |
14253 | oappend (scratchbuf); | |
14254 | } | |
252b5132 | 14255 | } |
185b1163 | 14256 | if (intel_syntax |
82c18208 | 14257 | && (disp || modrm.mod != 0 || base == 5)) |
3d456fa1 | 14258 | { |
db51cc60 | 14259 | if (!havedisp || (bfd_signed_vma) disp >= 0) |
3d456fa1 JB |
14260 | { |
14261 | *obufp++ = '+'; | |
14262 | *obufp = '\0'; | |
14263 | } | |
05203043 | 14264 | else if (modrm.mod != 1 && disp != -disp) |
3d456fa1 JB |
14265 | { |
14266 | *obufp++ = '-'; | |
14267 | *obufp = '\0'; | |
14268 | disp = - (bfd_signed_vma) disp; | |
14269 | } | |
14270 | ||
db51cc60 L |
14271 | if (havedisp) |
14272 | print_displacement (scratchbuf, disp); | |
14273 | else | |
14274 | print_operand_value (scratchbuf, 1, disp); | |
3d456fa1 JB |
14275 | oappend (scratchbuf); |
14276 | } | |
252b5132 RH |
14277 | |
14278 | *obufp++ = close_char; | |
db6eb5be | 14279 | *obufp = '\0'; |
252b5132 RH |
14280 | } |
14281 | else if (intel_syntax) | |
db6eb5be | 14282 | { |
82c18208 | 14283 | if (modrm.mod != 0 || base == 5) |
db6eb5be | 14284 | { |
285ca992 | 14285 | if (!active_seg_prefix) |
252b5132 | 14286 | { |
d708bcba | 14287 | oappend (names_seg[ds_reg - es_reg]); |
252b5132 RH |
14288 | oappend (":"); |
14289 | } | |
52b15da3 | 14290 | print_operand_value (scratchbuf, 1, disp); |
db6eb5be AM |
14291 | oappend (scratchbuf); |
14292 | } | |
14293 | } | |
252b5132 | 14294 | } |
a23b33b3 JB |
14295 | else if (bytemode == v_bnd_mode |
14296 | || bytemode == v_bndmk_mode | |
14297 | || bytemode == bnd_mode | |
14298 | || bytemode == bnd_swap_mode) | |
14299 | { | |
14300 | oappend ("(bad)"); | |
14301 | return; | |
14302 | } | |
252b5132 | 14303 | else |
f16cd0d5 L |
14304 | { |
14305 | /* 16 bit address mode */ | |
14306 | used_prefixes |= prefixes & PREFIX_ADDR; | |
7967e09e | 14307 | switch (modrm.mod) |
252b5132 RH |
14308 | { |
14309 | case 0: | |
7967e09e | 14310 | if (modrm.rm == 6) |
252b5132 RH |
14311 | { |
14312 | disp = get16 (); | |
14313 | if ((disp & 0x8000) != 0) | |
14314 | disp -= 0x10000; | |
14315 | } | |
14316 | break; | |
14317 | case 1: | |
14318 | FETCH_DATA (the_info, codep + 1); | |
14319 | disp = *codep++; | |
14320 | if ((disp & 0x80) != 0) | |
14321 | disp -= 0x100; | |
65f3ed04 JB |
14322 | if (vex.evex && shift > 0) |
14323 | disp <<= shift; | |
252b5132 RH |
14324 | break; |
14325 | case 2: | |
14326 | disp = get16 (); | |
14327 | if ((disp & 0x8000) != 0) | |
14328 | disp -= 0x10000; | |
14329 | break; | |
14330 | } | |
14331 | ||
14332 | if (!intel_syntax) | |
7967e09e | 14333 | if (modrm.mod != 0 || modrm.rm == 6) |
db6eb5be | 14334 | { |
5d669648 | 14335 | print_displacement (scratchbuf, disp); |
db6eb5be AM |
14336 | oappend (scratchbuf); |
14337 | } | |
252b5132 | 14338 | |
7967e09e | 14339 | if (modrm.mod != 0 || modrm.rm != 6) |
252b5132 RH |
14340 | { |
14341 | *obufp++ = open_char; | |
db6eb5be | 14342 | *obufp = '\0'; |
7967e09e | 14343 | oappend (index16[modrm.rm]); |
5d669648 L |
14344 | if (intel_syntax |
14345 | && (disp || modrm.mod != 0 || modrm.rm == 6)) | |
3d456fa1 | 14346 | { |
5d669648 | 14347 | if ((bfd_signed_vma) disp >= 0) |
3d456fa1 JB |
14348 | { |
14349 | *obufp++ = '+'; | |
14350 | *obufp = '\0'; | |
14351 | } | |
7967e09e | 14352 | else if (modrm.mod != 1) |
3d456fa1 JB |
14353 | { |
14354 | *obufp++ = '-'; | |
14355 | *obufp = '\0'; | |
14356 | disp = - (bfd_signed_vma) disp; | |
14357 | } | |
14358 | ||
5d669648 | 14359 | print_displacement (scratchbuf, disp); |
3d456fa1 JB |
14360 | oappend (scratchbuf); |
14361 | } | |
14362 | ||
db6eb5be AM |
14363 | *obufp++ = close_char; |
14364 | *obufp = '\0'; | |
252b5132 | 14365 | } |
3d456fa1 JB |
14366 | else if (intel_syntax) |
14367 | { | |
285ca992 | 14368 | if (!active_seg_prefix) |
3d456fa1 JB |
14369 | { |
14370 | oappend (names_seg[ds_reg - es_reg]); | |
14371 | oappend (":"); | |
14372 | } | |
14373 | print_operand_value (scratchbuf, 1, disp & 0xffff); | |
14374 | oappend (scratchbuf); | |
14375 | } | |
252b5132 | 14376 | } |
43234a1e L |
14377 | if (vex.evex && vex.b |
14378 | && (bytemode == x_mode | |
90a915bf | 14379 | || bytemode == xmmq_mode |
43234a1e L |
14380 | || bytemode == evex_half_bcst_xmmq_mode)) |
14381 | { | |
90a915bf IT |
14382 | if (vex.w |
14383 | || bytemode == xmmq_mode | |
14384 | || bytemode == evex_half_bcst_xmmq_mode) | |
b28d1bda IT |
14385 | { |
14386 | switch (vex.length) | |
14387 | { | |
14388 | case 128: | |
14389 | oappend ("{1to2}"); | |
14390 | break; | |
14391 | case 256: | |
14392 | oappend ("{1to4}"); | |
14393 | break; | |
14394 | case 512: | |
14395 | oappend ("{1to8}"); | |
14396 | break; | |
14397 | default: | |
14398 | abort (); | |
14399 | } | |
14400 | } | |
43234a1e | 14401 | else |
b28d1bda IT |
14402 | { |
14403 | switch (vex.length) | |
14404 | { | |
14405 | case 128: | |
14406 | oappend ("{1to4}"); | |
14407 | break; | |
14408 | case 256: | |
14409 | oappend ("{1to8}"); | |
14410 | break; | |
14411 | case 512: | |
14412 | oappend ("{1to16}"); | |
14413 | break; | |
14414 | default: | |
14415 | abort (); | |
14416 | } | |
14417 | } | |
43234a1e | 14418 | } |
252b5132 RH |
14419 | } |
14420 | ||
c0f3af97 | 14421 | static void |
8b3f93e7 | 14422 | OP_E (int bytemode, int sizeflag) |
c0f3af97 L |
14423 | { |
14424 | /* Skip mod/rm byte. */ | |
14425 | MODRM_CHECK; | |
14426 | codep++; | |
14427 | ||
14428 | if (modrm.mod == 3) | |
14429 | OP_E_register (bytemode, sizeflag); | |
14430 | else | |
c1e679ec | 14431 | OP_E_memory (bytemode, sizeflag); |
c0f3af97 L |
14432 | } |
14433 | ||
252b5132 | 14434 | static void |
26ca5450 | 14435 | OP_G (int bytemode, int sizeflag) |
252b5132 | 14436 | { |
52b15da3 | 14437 | int add = 0; |
c0a30a9f | 14438 | const char **names; |
161a04f6 L |
14439 | USED_REX (REX_R); |
14440 | if (rex & REX_R) | |
52b15da3 | 14441 | add += 8; |
252b5132 RH |
14442 | switch (bytemode) |
14443 | { | |
14444 | case b_mode: | |
52b15da3 JH |
14445 | USED_REX (0); |
14446 | if (rex) | |
7967e09e | 14447 | oappend (names8rex[modrm.reg + add]); |
52b15da3 | 14448 | else |
7967e09e | 14449 | oappend (names8[modrm.reg + add]); |
252b5132 RH |
14450 | break; |
14451 | case w_mode: | |
7967e09e | 14452 | oappend (names16[modrm.reg + add]); |
252b5132 RH |
14453 | break; |
14454 | case d_mode: | |
1ba585e8 IT |
14455 | case db_mode: |
14456 | case dw_mode: | |
7967e09e | 14457 | oappend (names32[modrm.reg + add]); |
52b15da3 JH |
14458 | break; |
14459 | case q_mode: | |
7967e09e | 14460 | oappend (names64[modrm.reg + add]); |
252b5132 | 14461 | break; |
7e8b059b | 14462 | case bnd_mode: |
0d96e4df L |
14463 | if (modrm.reg > 0x3) |
14464 | { | |
14465 | oappend ("(bad)"); | |
14466 | return; | |
14467 | } | |
7e8b059b L |
14468 | oappend (names_bnd[modrm.reg]); |
14469 | break; | |
252b5132 | 14470 | case v_mode: |
9306ca4a | 14471 | case dq_mode: |
42903f7f L |
14472 | case dqb_mode: |
14473 | case dqd_mode: | |
9306ca4a | 14474 | case dqw_mode: |
bc31405e | 14475 | case movsxd_mode: |
161a04f6 L |
14476 | USED_REX (REX_W); |
14477 | if (rex & REX_W) | |
7967e09e | 14478 | oappend (names64[modrm.reg + add]); |
252b5132 | 14479 | else |
f16cd0d5 | 14480 | { |
bc31405e L |
14481 | if ((sizeflag & DFLAG) |
14482 | || (bytemode != v_mode && bytemode != movsxd_mode)) | |
f16cd0d5 L |
14483 | oappend (names32[modrm.reg + add]); |
14484 | else | |
14485 | oappend (names16[modrm.reg + add]); | |
14486 | used_prefixes |= (prefixes & PREFIX_DATA); | |
14487 | } | |
252b5132 | 14488 | break; |
c0a30a9f L |
14489 | case va_mode: |
14490 | names = (address_mode == mode_64bit | |
14491 | ? names64 : names32); | |
14492 | if (!(prefixes & PREFIX_ADDR)) | |
14493 | { | |
14494 | if (address_mode == mode_16bit) | |
14495 | names = names16; | |
14496 | } | |
14497 | else | |
14498 | { | |
14499 | /* Remove "addr16/addr32". */ | |
14500 | all_prefixes[last_addr_prefix] = 0; | |
14501 | names = (address_mode != mode_32bit | |
14502 | ? names32 : names16); | |
14503 | used_prefixes |= PREFIX_ADDR; | |
14504 | } | |
14505 | oappend (names[modrm.reg + add]); | |
14506 | break; | |
90700ea2 | 14507 | case m_mode: |
cb712a9e | 14508 | if (address_mode == mode_64bit) |
7967e09e | 14509 | oappend (names64[modrm.reg + add]); |
90700ea2 | 14510 | else |
7967e09e | 14511 | oappend (names32[modrm.reg + add]); |
90700ea2 | 14512 | break; |
1ba585e8 | 14513 | case mask_bd_mode: |
43234a1e | 14514 | case mask_mode: |
9889cbb1 L |
14515 | if ((modrm.reg + add) > 0x7) |
14516 | { | |
14517 | oappend ("(bad)"); | |
14518 | return; | |
14519 | } | |
43234a1e L |
14520 | oappend (names_mask[modrm.reg + add]); |
14521 | break; | |
252b5132 RH |
14522 | default: |
14523 | oappend (INTERNAL_DISASSEMBLER_ERROR); | |
14524 | break; | |
14525 | } | |
14526 | } | |
14527 | ||
52b15da3 | 14528 | static bfd_vma |
26ca5450 | 14529 | get64 (void) |
52b15da3 | 14530 | { |
5dd0794d | 14531 | bfd_vma x; |
52b15da3 | 14532 | #ifdef BFD64 |
5dd0794d AM |
14533 | unsigned int a; |
14534 | unsigned int b; | |
14535 | ||
52b15da3 JH |
14536 | FETCH_DATA (the_info, codep + 8); |
14537 | a = *codep++ & 0xff; | |
14538 | a |= (*codep++ & 0xff) << 8; | |
14539 | a |= (*codep++ & 0xff) << 16; | |
070fe95d | 14540 | a |= (*codep++ & 0xffu) << 24; |
5dd0794d | 14541 | b = *codep++ & 0xff; |
52b15da3 JH |
14542 | b |= (*codep++ & 0xff) << 8; |
14543 | b |= (*codep++ & 0xff) << 16; | |
070fe95d | 14544 | b |= (*codep++ & 0xffu) << 24; |
52b15da3 JH |
14545 | x = a + ((bfd_vma) b << 32); |
14546 | #else | |
6608db57 | 14547 | abort (); |
5dd0794d | 14548 | x = 0; |
52b15da3 JH |
14549 | #endif |
14550 | return x; | |
14551 | } | |
14552 | ||
14553 | static bfd_signed_vma | |
26ca5450 | 14554 | get32 (void) |
252b5132 | 14555 | { |
52b15da3 | 14556 | bfd_signed_vma x = 0; |
252b5132 RH |
14557 | |
14558 | FETCH_DATA (the_info, codep + 4); | |
52b15da3 JH |
14559 | x = *codep++ & (bfd_signed_vma) 0xff; |
14560 | x |= (*codep++ & (bfd_signed_vma) 0xff) << 8; | |
14561 | x |= (*codep++ & (bfd_signed_vma) 0xff) << 16; | |
14562 | x |= (*codep++ & (bfd_signed_vma) 0xff) << 24; | |
14563 | return x; | |
14564 | } | |
14565 | ||
14566 | static bfd_signed_vma | |
26ca5450 | 14567 | get32s (void) |
52b15da3 JH |
14568 | { |
14569 | bfd_signed_vma x = 0; | |
14570 | ||
14571 | FETCH_DATA (the_info, codep + 4); | |
14572 | x = *codep++ & (bfd_signed_vma) 0xff; | |
14573 | x |= (*codep++ & (bfd_signed_vma) 0xff) << 8; | |
14574 | x |= (*codep++ & (bfd_signed_vma) 0xff) << 16; | |
14575 | x |= (*codep++ & (bfd_signed_vma) 0xff) << 24; | |
14576 | ||
14577 | x = (x ^ ((bfd_signed_vma) 1 << 31)) - ((bfd_signed_vma) 1 << 31); | |
14578 | ||
252b5132 RH |
14579 | return x; |
14580 | } | |
14581 | ||
14582 | static int | |
26ca5450 | 14583 | get16 (void) |
252b5132 RH |
14584 | { |
14585 | int x = 0; | |
14586 | ||
14587 | FETCH_DATA (the_info, codep + 2); | |
14588 | x = *codep++ & 0xff; | |
14589 | x |= (*codep++ & 0xff) << 8; | |
14590 | return x; | |
14591 | } | |
14592 | ||
14593 | static void | |
26ca5450 | 14594 | set_op (bfd_vma op, int riprel) |
252b5132 RH |
14595 | { |
14596 | op_index[op_ad] = op_ad; | |
cb712a9e | 14597 | if (address_mode == mode_64bit) |
7081ff04 AJ |
14598 | { |
14599 | op_address[op_ad] = op; | |
14600 | op_riprel[op_ad] = riprel; | |
14601 | } | |
14602 | else | |
14603 | { | |
14604 | /* Mask to get a 32-bit address. */ | |
14605 | op_address[op_ad] = op & 0xffffffff; | |
14606 | op_riprel[op_ad] = riprel & 0xffffffff; | |
14607 | } | |
252b5132 RH |
14608 | } |
14609 | ||
14610 | static void | |
26ca5450 | 14611 | OP_REG (int code, int sizeflag) |
252b5132 | 14612 | { |
2da11e11 | 14613 | const char *s; |
9b60702d | 14614 | int add; |
de882298 RM |
14615 | |
14616 | switch (code) | |
14617 | { | |
14618 | case es_reg: case ss_reg: case cs_reg: | |
14619 | case ds_reg: case fs_reg: case gs_reg: | |
14620 | oappend (names_seg[code - es_reg]); | |
14621 | return; | |
14622 | } | |
14623 | ||
161a04f6 L |
14624 | USED_REX (REX_B); |
14625 | if (rex & REX_B) | |
52b15da3 | 14626 | add = 8; |
9b60702d L |
14627 | else |
14628 | add = 0; | |
52b15da3 JH |
14629 | |
14630 | switch (code) | |
14631 | { | |
52b15da3 JH |
14632 | case ax_reg: case cx_reg: case dx_reg: case bx_reg: |
14633 | case sp_reg: case bp_reg: case si_reg: case di_reg: | |
14634 | s = names16[code - ax_reg + add]; | |
14635 | break; | |
52b15da3 JH |
14636 | case al_reg: case ah_reg: case cl_reg: case ch_reg: |
14637 | case dl_reg: case dh_reg: case bl_reg: case bh_reg: | |
14638 | USED_REX (0); | |
14639 | if (rex) | |
14640 | s = names8rex[code - al_reg + add]; | |
14641 | else | |
14642 | s = names8[code - al_reg]; | |
14643 | break; | |
6439fc28 AM |
14644 | case rAX_reg: case rCX_reg: case rDX_reg: case rBX_reg: |
14645 | case rSP_reg: case rBP_reg: case rSI_reg: case rDI_reg: | |
7bb15c6f | 14646 | if (address_mode == mode_64bit |
6c067bbb | 14647 | && ((sizeflag & DFLAG) || (rex & REX_W))) |
6439fc28 AM |
14648 | { |
14649 | s = names64[code - rAX_reg + add]; | |
14650 | break; | |
14651 | } | |
14652 | code += eAX_reg - rAX_reg; | |
6608db57 | 14653 | /* Fall through. */ |
52b15da3 JH |
14654 | case eAX_reg: case eCX_reg: case eDX_reg: case eBX_reg: |
14655 | case eSP_reg: case eBP_reg: case eSI_reg: case eDI_reg: | |
161a04f6 L |
14656 | USED_REX (REX_W); |
14657 | if (rex & REX_W) | |
52b15da3 | 14658 | s = names64[code - eAX_reg + add]; |
52b15da3 | 14659 | else |
f16cd0d5 L |
14660 | { |
14661 | if (sizeflag & DFLAG) | |
14662 | s = names32[code - eAX_reg + add]; | |
14663 | else | |
14664 | s = names16[code - eAX_reg + add]; | |
14665 | used_prefixes |= (prefixes & PREFIX_DATA); | |
14666 | } | |
52b15da3 | 14667 | break; |
52b15da3 JH |
14668 | default: |
14669 | s = INTERNAL_DISASSEMBLER_ERROR; | |
14670 | break; | |
14671 | } | |
14672 | oappend (s); | |
14673 | } | |
14674 | ||
14675 | static void | |
26ca5450 | 14676 | OP_IMREG (int code, int sizeflag) |
52b15da3 JH |
14677 | { |
14678 | const char *s; | |
252b5132 RH |
14679 | |
14680 | switch (code) | |
14681 | { | |
14682 | case indir_dx_reg: | |
d708bcba | 14683 | if (intel_syntax) |
52fd6d94 | 14684 | s = "dx"; |
d708bcba | 14685 | else |
db6eb5be | 14686 | s = "(%dx)"; |
252b5132 RH |
14687 | break; |
14688 | case ax_reg: case cx_reg: case dx_reg: case bx_reg: | |
14689 | case sp_reg: case bp_reg: case si_reg: case di_reg: | |
14690 | s = names16[code - ax_reg]; | |
14691 | break; | |
14692 | case es_reg: case ss_reg: case cs_reg: | |
14693 | case ds_reg: case fs_reg: case gs_reg: | |
14694 | s = names_seg[code - es_reg]; | |
14695 | break; | |
14696 | case al_reg: case ah_reg: case cl_reg: case ch_reg: | |
14697 | case dl_reg: case dh_reg: case bl_reg: case bh_reg: | |
52b15da3 JH |
14698 | USED_REX (0); |
14699 | if (rex) | |
14700 | s = names8rex[code - al_reg]; | |
14701 | else | |
14702 | s = names8[code - al_reg]; | |
252b5132 RH |
14703 | break; |
14704 | case eAX_reg: case eCX_reg: case eDX_reg: case eBX_reg: | |
14705 | case eSP_reg: case eBP_reg: case eSI_reg: case eDI_reg: | |
161a04f6 L |
14706 | USED_REX (REX_W); |
14707 | if (rex & REX_W) | |
52b15da3 | 14708 | s = names64[code - eAX_reg]; |
252b5132 | 14709 | else |
f16cd0d5 L |
14710 | { |
14711 | if (sizeflag & DFLAG) | |
14712 | s = names32[code - eAX_reg]; | |
14713 | else | |
14714 | s = names16[code - eAX_reg]; | |
14715 | used_prefixes |= (prefixes & PREFIX_DATA); | |
14716 | } | |
252b5132 | 14717 | break; |
52fd6d94 | 14718 | case z_mode_ax_reg: |
161a04f6 | 14719 | if ((rex & REX_W) || (sizeflag & DFLAG)) |
52fd6d94 JB |
14720 | s = *names32; |
14721 | else | |
14722 | s = *names16; | |
161a04f6 | 14723 | if (!(rex & REX_W)) |
52fd6d94 JB |
14724 | used_prefixes |= (prefixes & PREFIX_DATA); |
14725 | break; | |
252b5132 RH |
14726 | default: |
14727 | s = INTERNAL_DISASSEMBLER_ERROR; | |
14728 | break; | |
14729 | } | |
14730 | oappend (s); | |
14731 | } | |
14732 | ||
14733 | static void | |
26ca5450 | 14734 | OP_I (int bytemode, int sizeflag) |
252b5132 | 14735 | { |
52b15da3 JH |
14736 | bfd_signed_vma op; |
14737 | bfd_signed_vma mask = -1; | |
252b5132 RH |
14738 | |
14739 | switch (bytemode) | |
14740 | { | |
14741 | case b_mode: | |
14742 | FETCH_DATA (the_info, codep + 1); | |
52b15da3 JH |
14743 | op = *codep++; |
14744 | mask = 0xff; | |
14745 | break; | |
252b5132 | 14746 | case v_mode: |
161a04f6 L |
14747 | USED_REX (REX_W); |
14748 | if (rex & REX_W) | |
52b15da3 | 14749 | op = get32s (); |
252b5132 | 14750 | else |
52b15da3 | 14751 | { |
f16cd0d5 L |
14752 | if (sizeflag & DFLAG) |
14753 | { | |
14754 | op = get32 (); | |
14755 | mask = 0xffffffff; | |
14756 | } | |
14757 | else | |
14758 | { | |
14759 | op = get16 (); | |
14760 | mask = 0xfffff; | |
14761 | } | |
14762 | used_prefixes |= (prefixes & PREFIX_DATA); | |
52b15da3 | 14763 | } |
252b5132 | 14764 | break; |
c1dc7af5 JB |
14765 | case d_mode: |
14766 | mask = 0xffffffff; | |
14767 | op = get32 (); | |
14768 | break; | |
252b5132 | 14769 | case w_mode: |
52b15da3 | 14770 | mask = 0xfffff; |
252b5132 RH |
14771 | op = get16 (); |
14772 | break; | |
9306ca4a JB |
14773 | case const_1_mode: |
14774 | if (intel_syntax) | |
6c067bbb | 14775 | oappend ("1"); |
9306ca4a | 14776 | return; |
252b5132 RH |
14777 | default: |
14778 | oappend (INTERNAL_DISASSEMBLER_ERROR); | |
14779 | return; | |
14780 | } | |
14781 | ||
52b15da3 JH |
14782 | op &= mask; |
14783 | scratchbuf[0] = '$'; | |
d708bcba | 14784 | print_operand_value (scratchbuf + 1, 1, op); |
9ce09ba2 | 14785 | oappend_maybe_intel (scratchbuf); |
52b15da3 JH |
14786 | scratchbuf[0] = '\0'; |
14787 | } | |
14788 | ||
14789 | static void | |
26ca5450 | 14790 | OP_I64 (int bytemode, int sizeflag) |
52b15da3 | 14791 | { |
a280ab8e | 14792 | if (bytemode != v_mode || address_mode != mode_64bit || !(rex & REX_W)) |
6439fc28 AM |
14793 | { |
14794 | OP_I (bytemode, sizeflag); | |
14795 | return; | |
14796 | } | |
14797 | ||
a280ab8e | 14798 | USED_REX (REX_W); |
52b15da3 | 14799 | |
52b15da3 | 14800 | scratchbuf[0] = '$'; |
a280ab8e | 14801 | print_operand_value (scratchbuf + 1, 1, get64 ()); |
9ce09ba2 | 14802 | oappend_maybe_intel (scratchbuf); |
252b5132 RH |
14803 | scratchbuf[0] = '\0'; |
14804 | } | |
14805 | ||
14806 | static void | |
26ca5450 | 14807 | OP_sI (int bytemode, int sizeflag) |
252b5132 | 14808 | { |
52b15da3 | 14809 | bfd_signed_vma op; |
252b5132 RH |
14810 | |
14811 | switch (bytemode) | |
14812 | { | |
14813 | case b_mode: | |
e3949f17 | 14814 | case b_T_mode: |
252b5132 RH |
14815 | FETCH_DATA (the_info, codep + 1); |
14816 | op = *codep++; | |
14817 | if ((op & 0x80) != 0) | |
14818 | op -= 0x100; | |
e3949f17 L |
14819 | if (bytemode == b_T_mode) |
14820 | { | |
14821 | if (address_mode != mode_64bit | |
7bb15c6f | 14822 | || !((sizeflag & DFLAG) || (rex & REX_W))) |
e3949f17 | 14823 | { |
6c067bbb RM |
14824 | /* The operand-size prefix is overridden by a REX prefix. */ |
14825 | if ((sizeflag & DFLAG) || (rex & REX_W)) | |
e3949f17 L |
14826 | op &= 0xffffffff; |
14827 | else | |
14828 | op &= 0xffff; | |
14829 | } | |
14830 | } | |
14831 | else | |
14832 | { | |
14833 | if (!(rex & REX_W)) | |
14834 | { | |
14835 | if (sizeflag & DFLAG) | |
14836 | op &= 0xffffffff; | |
14837 | else | |
14838 | op &= 0xffff; | |
14839 | } | |
14840 | } | |
252b5132 RH |
14841 | break; |
14842 | case v_mode: | |
7bb15c6f RM |
14843 | /* The operand-size prefix is overridden by a REX prefix. */ |
14844 | if ((sizeflag & DFLAG) || (rex & REX_W)) | |
52b15da3 | 14845 | op = get32s (); |
252b5132 | 14846 | else |
d9e3625e | 14847 | op = get16 (); |
252b5132 RH |
14848 | break; |
14849 | default: | |
14850 | oappend (INTERNAL_DISASSEMBLER_ERROR); | |
14851 | return; | |
14852 | } | |
52b15da3 JH |
14853 | |
14854 | scratchbuf[0] = '$'; | |
14855 | print_operand_value (scratchbuf + 1, 1, op); | |
9ce09ba2 | 14856 | oappend_maybe_intel (scratchbuf); |
252b5132 RH |
14857 | } |
14858 | ||
14859 | static void | |
26ca5450 | 14860 | OP_J (int bytemode, int sizeflag) |
252b5132 | 14861 | { |
52b15da3 | 14862 | bfd_vma disp; |
7081ff04 | 14863 | bfd_vma mask = -1; |
65ca155d | 14864 | bfd_vma segment = 0; |
252b5132 RH |
14865 | |
14866 | switch (bytemode) | |
14867 | { | |
14868 | case b_mode: | |
14869 | FETCH_DATA (the_info, codep + 1); | |
14870 | disp = *codep++; | |
14871 | if ((disp & 0x80) != 0) | |
14872 | disp -= 0x100; | |
14873 | break; | |
14874 | case v_mode: | |
d835a58b | 14875 | if (isa64 != intel64) |
376cd056 | 14876 | case dqw_mode: |
5db04b09 L |
14877 | USED_REX (REX_W); |
14878 | if ((sizeflag & DFLAG) | |
14879 | || (address_mode == mode_64bit | |
d835a58b | 14880 | && ((isa64 == intel64 && bytemode != dqw_mode) |
376cd056 | 14881 | || (rex & REX_W)))) |
52b15da3 | 14882 | disp = get32s (); |
252b5132 RH |
14883 | else |
14884 | { | |
14885 | disp = get16 (); | |
206717e8 L |
14886 | if ((disp & 0x8000) != 0) |
14887 | disp -= 0x10000; | |
65ca155d L |
14888 | /* In 16bit mode, address is wrapped around at 64k within |
14889 | the same segment. Otherwise, a data16 prefix on a jump | |
14890 | instruction means that the pc is masked to 16 bits after | |
14891 | the displacement is added! */ | |
14892 | mask = 0xffff; | |
14893 | if ((prefixes & PREFIX_DATA) == 0) | |
4fd7268a | 14894 | segment = ((start_pc + (codep - start_codep)) |
65ca155d | 14895 | & ~((bfd_vma) 0xffff)); |
252b5132 | 14896 | } |
5db04b09 | 14897 | if (address_mode != mode_64bit |
d835a58b | 14898 | || (isa64 != intel64 && !(rex & REX_W))) |
f16cd0d5 | 14899 | used_prefixes |= (prefixes & PREFIX_DATA); |
252b5132 RH |
14900 | break; |
14901 | default: | |
14902 | oappend (INTERNAL_DISASSEMBLER_ERROR); | |
14903 | return; | |
14904 | } | |
42d5f9c6 | 14905 | disp = ((start_pc + (codep - start_codep) + disp) & mask) | segment; |
52b15da3 JH |
14906 | set_op (disp, 0); |
14907 | print_operand_value (scratchbuf, 1, disp); | |
252b5132 RH |
14908 | oappend (scratchbuf); |
14909 | } | |
14910 | ||
252b5132 | 14911 | static void |
ed7841b3 | 14912 | OP_SEG (int bytemode, int sizeflag) |
252b5132 | 14913 | { |
ed7841b3 | 14914 | if (bytemode == w_mode) |
7967e09e | 14915 | oappend (names_seg[modrm.reg]); |
ed7841b3 | 14916 | else |
7967e09e | 14917 | OP_E (modrm.mod == 3 ? bytemode : w_mode, sizeflag); |
252b5132 RH |
14918 | } |
14919 | ||
14920 | static void | |
26ca5450 | 14921 | OP_DIR (int dummy ATTRIBUTE_UNUSED, int sizeflag) |
252b5132 RH |
14922 | { |
14923 | int seg, offset; | |
14924 | ||
c608c12e | 14925 | if (sizeflag & DFLAG) |
252b5132 | 14926 | { |
c608c12e AM |
14927 | offset = get32 (); |
14928 | seg = get16 (); | |
252b5132 | 14929 | } |
c608c12e AM |
14930 | else |
14931 | { | |
14932 | offset = get16 (); | |
14933 | seg = get16 (); | |
14934 | } | |
7d421014 | 14935 | used_prefixes |= (prefixes & PREFIX_DATA); |
d708bcba | 14936 | if (intel_syntax) |
3f31e633 | 14937 | sprintf (scratchbuf, "0x%x:0x%x", seg, offset); |
d708bcba AM |
14938 | else |
14939 | sprintf (scratchbuf, "$0x%x,$0x%x", seg, offset); | |
c608c12e | 14940 | oappend (scratchbuf); |
252b5132 RH |
14941 | } |
14942 | ||
252b5132 | 14943 | static void |
3f31e633 | 14944 | OP_OFF (int bytemode, int sizeflag) |
252b5132 | 14945 | { |
52b15da3 | 14946 | bfd_vma off; |
252b5132 | 14947 | |
3f31e633 JB |
14948 | if (intel_syntax && (sizeflag & SUFFIX_ALWAYS)) |
14949 | intel_operand_size (bytemode, sizeflag); | |
252b5132 RH |
14950 | append_seg (); |
14951 | ||
cb712a9e | 14952 | if ((sizeflag & AFLAG) || address_mode == mode_64bit) |
252b5132 RH |
14953 | off = get32 (); |
14954 | else | |
14955 | off = get16 (); | |
14956 | ||
14957 | if (intel_syntax) | |
14958 | { | |
285ca992 | 14959 | if (!active_seg_prefix) |
252b5132 | 14960 | { |
d708bcba | 14961 | oappend (names_seg[ds_reg - es_reg]); |
252b5132 RH |
14962 | oappend (":"); |
14963 | } | |
14964 | } | |
52b15da3 JH |
14965 | print_operand_value (scratchbuf, 1, off); |
14966 | oappend (scratchbuf); | |
14967 | } | |
6439fc28 | 14968 | |
52b15da3 | 14969 | static void |
3f31e633 | 14970 | OP_OFF64 (int bytemode, int sizeflag) |
52b15da3 JH |
14971 | { |
14972 | bfd_vma off; | |
14973 | ||
539e75ad L |
14974 | if (address_mode != mode_64bit |
14975 | || (prefixes & PREFIX_ADDR)) | |
6439fc28 AM |
14976 | { |
14977 | OP_OFF (bytemode, sizeflag); | |
14978 | return; | |
14979 | } | |
14980 | ||
3f31e633 JB |
14981 | if (intel_syntax && (sizeflag & SUFFIX_ALWAYS)) |
14982 | intel_operand_size (bytemode, sizeflag); | |
52b15da3 JH |
14983 | append_seg (); |
14984 | ||
6608db57 | 14985 | off = get64 (); |
52b15da3 JH |
14986 | |
14987 | if (intel_syntax) | |
14988 | { | |
285ca992 | 14989 | if (!active_seg_prefix) |
52b15da3 | 14990 | { |
d708bcba | 14991 | oappend (names_seg[ds_reg - es_reg]); |
52b15da3 JH |
14992 | oappend (":"); |
14993 | } | |
14994 | } | |
14995 | print_operand_value (scratchbuf, 1, off); | |
252b5132 RH |
14996 | oappend (scratchbuf); |
14997 | } | |
14998 | ||
14999 | static void | |
26ca5450 | 15000 | ptr_reg (int code, int sizeflag) |
252b5132 | 15001 | { |
2da11e11 | 15002 | const char *s; |
d708bcba | 15003 | |
1d9f512f | 15004 | *obufp++ = open_char; |
20f0a1fc | 15005 | used_prefixes |= (prefixes & PREFIX_ADDR); |
cb712a9e | 15006 | if (address_mode == mode_64bit) |
c1a64871 JH |
15007 | { |
15008 | if (!(sizeflag & AFLAG)) | |
db6eb5be | 15009 | s = names32[code - eAX_reg]; |
c1a64871 | 15010 | else |
db6eb5be | 15011 | s = names64[code - eAX_reg]; |
c1a64871 | 15012 | } |
52b15da3 | 15013 | else if (sizeflag & AFLAG) |
252b5132 RH |
15014 | s = names32[code - eAX_reg]; |
15015 | else | |
15016 | s = names16[code - eAX_reg]; | |
15017 | oappend (s); | |
1d9f512f AM |
15018 | *obufp++ = close_char; |
15019 | *obufp = 0; | |
252b5132 RH |
15020 | } |
15021 | ||
15022 | static void | |
26ca5450 | 15023 | OP_ESreg (int code, int sizeflag) |
252b5132 | 15024 | { |
9306ca4a | 15025 | if (intel_syntax) |
52fd6d94 JB |
15026 | { |
15027 | switch (codep[-1]) | |
15028 | { | |
15029 | case 0x6d: /* insw/insl */ | |
15030 | intel_operand_size (z_mode, sizeflag); | |
15031 | break; | |
15032 | case 0xa5: /* movsw/movsl/movsq */ | |
15033 | case 0xa7: /* cmpsw/cmpsl/cmpsq */ | |
15034 | case 0xab: /* stosw/stosl */ | |
15035 | case 0xaf: /* scasw/scasl */ | |
15036 | intel_operand_size (v_mode, sizeflag); | |
15037 | break; | |
15038 | default: | |
15039 | intel_operand_size (b_mode, sizeflag); | |
15040 | } | |
15041 | } | |
9ce09ba2 | 15042 | oappend_maybe_intel ("%es:"); |
252b5132 RH |
15043 | ptr_reg (code, sizeflag); |
15044 | } | |
15045 | ||
15046 | static void | |
26ca5450 | 15047 | OP_DSreg (int code, int sizeflag) |
252b5132 | 15048 | { |
9306ca4a | 15049 | if (intel_syntax) |
52fd6d94 JB |
15050 | { |
15051 | switch (codep[-1]) | |
15052 | { | |
15053 | case 0x6f: /* outsw/outsl */ | |
15054 | intel_operand_size (z_mode, sizeflag); | |
15055 | break; | |
15056 | case 0xa5: /* movsw/movsl/movsq */ | |
15057 | case 0xa7: /* cmpsw/cmpsl/cmpsq */ | |
15058 | case 0xad: /* lodsw/lodsl/lodsq */ | |
15059 | intel_operand_size (v_mode, sizeflag); | |
15060 | break; | |
15061 | default: | |
15062 | intel_operand_size (b_mode, sizeflag); | |
15063 | } | |
15064 | } | |
285ca992 L |
15065 | /* Set active_seg_prefix to PREFIX_DS if it is unset so that the |
15066 | default segment register DS is printed. */ | |
15067 | if (!active_seg_prefix) | |
15068 | active_seg_prefix = PREFIX_DS; | |
6608db57 | 15069 | append_seg (); |
252b5132 RH |
15070 | ptr_reg (code, sizeflag); |
15071 | } | |
15072 | ||
252b5132 | 15073 | static void |
26ca5450 | 15074 | OP_C (int dummy ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) |
252b5132 | 15075 | { |
9b60702d | 15076 | int add; |
161a04f6 | 15077 | if (rex & REX_R) |
c4a530c5 | 15078 | { |
161a04f6 | 15079 | USED_REX (REX_R); |
c4a530c5 JB |
15080 | add = 8; |
15081 | } | |
cb712a9e | 15082 | else if (address_mode != mode_64bit && (prefixes & PREFIX_LOCK)) |
c4a530c5 | 15083 | { |
f16cd0d5 | 15084 | all_prefixes[last_lock_prefix] = 0; |
c4a530c5 JB |
15085 | used_prefixes |= PREFIX_LOCK; |
15086 | add = 8; | |
15087 | } | |
9b60702d L |
15088 | else |
15089 | add = 0; | |
7967e09e | 15090 | sprintf (scratchbuf, "%%cr%d", modrm.reg + add); |
9ce09ba2 | 15091 | oappend_maybe_intel (scratchbuf); |
252b5132 RH |
15092 | } |
15093 | ||
252b5132 | 15094 | static void |
26ca5450 | 15095 | OP_D (int dummy ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) |
252b5132 | 15096 | { |
9b60702d | 15097 | int add; |
161a04f6 L |
15098 | USED_REX (REX_R); |
15099 | if (rex & REX_R) | |
52b15da3 | 15100 | add = 8; |
9b60702d L |
15101 | else |
15102 | add = 0; | |
d708bcba | 15103 | if (intel_syntax) |
7967e09e | 15104 | sprintf (scratchbuf, "db%d", modrm.reg + add); |
d708bcba | 15105 | else |
7967e09e | 15106 | sprintf (scratchbuf, "%%db%d", modrm.reg + add); |
252b5132 RH |
15107 | oappend (scratchbuf); |
15108 | } | |
15109 | ||
252b5132 | 15110 | static void |
26ca5450 | 15111 | OP_T (int dummy ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) |
252b5132 | 15112 | { |
7967e09e | 15113 | sprintf (scratchbuf, "%%tr%d", modrm.reg); |
9ce09ba2 | 15114 | oappend_maybe_intel (scratchbuf); |
252b5132 RH |
15115 | } |
15116 | ||
15117 | static void | |
6f74c397 | 15118 | OP_R (int bytemode, int sizeflag) |
252b5132 | 15119 | { |
68f34464 L |
15120 | /* Skip mod/rm byte. */ |
15121 | MODRM_CHECK; | |
15122 | codep++; | |
15123 | OP_E_register (bytemode, sizeflag); | |
252b5132 RH |
15124 | } |
15125 | ||
15126 | static void | |
26ca5450 | 15127 | OP_MMX (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) |
252b5132 | 15128 | { |
b9733481 L |
15129 | int reg = modrm.reg; |
15130 | const char **names; | |
15131 | ||
041bd2e0 JH |
15132 | used_prefixes |= (prefixes & PREFIX_DATA); |
15133 | if (prefixes & PREFIX_DATA) | |
20f0a1fc | 15134 | { |
b9733481 | 15135 | names = names_xmm; |
161a04f6 L |
15136 | USED_REX (REX_R); |
15137 | if (rex & REX_R) | |
b9733481 | 15138 | reg += 8; |
20f0a1fc | 15139 | } |
041bd2e0 | 15140 | else |
b9733481 L |
15141 | names = names_mm; |
15142 | oappend (names[reg]); | |
252b5132 RH |
15143 | } |
15144 | ||
c608c12e | 15145 | static void |
c0f3af97 | 15146 | OP_XMM (int bytemode, int sizeflag ATTRIBUTE_UNUSED) |
c608c12e | 15147 | { |
b9733481 L |
15148 | int reg = modrm.reg; |
15149 | const char **names; | |
15150 | ||
161a04f6 L |
15151 | USED_REX (REX_R); |
15152 | if (rex & REX_R) | |
b9733481 | 15153 | reg += 8; |
43234a1e L |
15154 | if (vex.evex) |
15155 | { | |
15156 | if (!vex.r) | |
15157 | reg += 16; | |
15158 | } | |
15159 | ||
539f890d L |
15160 | if (need_vex |
15161 | && bytemode != xmm_mode | |
43234a1e L |
15162 | && bytemode != xmmq_mode |
15163 | && bytemode != evex_half_bcst_xmmq_mode | |
15164 | && bytemode != ymm_mode | |
539f890d | 15165 | && bytemode != scalar_mode) |
c0f3af97 L |
15166 | { |
15167 | switch (vex.length) | |
15168 | { | |
15169 | case 128: | |
b9733481 | 15170 | names = names_xmm; |
c0f3af97 L |
15171 | break; |
15172 | case 256: | |
5fc35d96 IT |
15173 | if (vex.w |
15174 | || (bytemode != vex_vsib_q_w_dq_mode | |
15175 | && bytemode != vex_vsib_q_w_d_mode)) | |
6c30d220 L |
15176 | names = names_ymm; |
15177 | else | |
15178 | names = names_xmm; | |
c0f3af97 | 15179 | break; |
43234a1e L |
15180 | case 512: |
15181 | names = names_zmm; | |
15182 | break; | |
c0f3af97 L |
15183 | default: |
15184 | abort (); | |
15185 | } | |
15186 | } | |
43234a1e L |
15187 | else if (bytemode == xmmq_mode |
15188 | || bytemode == evex_half_bcst_xmmq_mode) | |
15189 | { | |
15190 | switch (vex.length) | |
15191 | { | |
15192 | case 128: | |
15193 | case 256: | |
15194 | names = names_xmm; | |
15195 | break; | |
15196 | case 512: | |
15197 | names = names_ymm; | |
15198 | break; | |
15199 | default: | |
15200 | abort (); | |
15201 | } | |
15202 | } | |
15203 | else if (bytemode == ymm_mode) | |
15204 | names = names_ymm; | |
c0f3af97 | 15205 | else |
b9733481 L |
15206 | names = names_xmm; |
15207 | oappend (names[reg]); | |
c608c12e AM |
15208 | } |
15209 | ||
252b5132 | 15210 | static void |
26ca5450 | 15211 | OP_EM (int bytemode, int sizeflag) |
252b5132 | 15212 | { |
b9733481 L |
15213 | int reg; |
15214 | const char **names; | |
15215 | ||
7967e09e | 15216 | if (modrm.mod != 3) |
252b5132 | 15217 | { |
b6169b20 L |
15218 | if (intel_syntax |
15219 | && (bytemode == v_mode || bytemode == v_swap_mode)) | |
9306ca4a JB |
15220 | { |
15221 | bytemode = (prefixes & PREFIX_DATA) ? x_mode : q_mode; | |
15222 | used_prefixes |= (prefixes & PREFIX_DATA); | |
6c067bbb | 15223 | } |
252b5132 RH |
15224 | OP_E (bytemode, sizeflag); |
15225 | return; | |
15226 | } | |
15227 | ||
b6169b20 L |
15228 | if ((sizeflag & SUFFIX_ALWAYS) && bytemode == v_swap_mode) |
15229 | swap_operand (); | |
15230 | ||
6608db57 | 15231 | /* Skip mod/rm byte. */ |
4bba6815 | 15232 | MODRM_CHECK; |
252b5132 | 15233 | codep++; |
041bd2e0 | 15234 | used_prefixes |= (prefixes & PREFIX_DATA); |
b9733481 | 15235 | reg = modrm.rm; |
041bd2e0 | 15236 | if (prefixes & PREFIX_DATA) |
20f0a1fc | 15237 | { |
b9733481 | 15238 | names = names_xmm; |
161a04f6 L |
15239 | USED_REX (REX_B); |
15240 | if (rex & REX_B) | |
b9733481 | 15241 | reg += 8; |
20f0a1fc | 15242 | } |
041bd2e0 | 15243 | else |
b9733481 L |
15244 | names = names_mm; |
15245 | oappend (names[reg]); | |
252b5132 RH |
15246 | } |
15247 | ||
246c51aa L |
15248 | /* cvt* are the only instructions in sse2 which have |
15249 | both SSE and MMX operands and also have 0x66 prefix | |
15250 | in their opcode. 0x66 was originally used to differentiate | |
15251 | between SSE and MMX instruction(operands). So we have to handle the | |
4d9567e0 MM |
15252 | cvt* separately using OP_EMC and OP_MXC */ |
15253 | static void | |
15254 | OP_EMC (int bytemode, int sizeflag) | |
15255 | { | |
7967e09e | 15256 | if (modrm.mod != 3) |
4d9567e0 MM |
15257 | { |
15258 | if (intel_syntax && bytemode == v_mode) | |
15259 | { | |
15260 | bytemode = (prefixes & PREFIX_DATA) ? x_mode : q_mode; | |
15261 | used_prefixes |= (prefixes & PREFIX_DATA); | |
6c067bbb | 15262 | } |
4d9567e0 MM |
15263 | OP_E (bytemode, sizeflag); |
15264 | return; | |
15265 | } | |
246c51aa | 15266 | |
4d9567e0 MM |
15267 | /* Skip mod/rm byte. */ |
15268 | MODRM_CHECK; | |
15269 | codep++; | |
15270 | used_prefixes |= (prefixes & PREFIX_DATA); | |
b9733481 | 15271 | oappend (names_mm[modrm.rm]); |
4d9567e0 MM |
15272 | } |
15273 | ||
15274 | static void | |
15275 | OP_MXC (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) | |
15276 | { | |
15277 | used_prefixes |= (prefixes & PREFIX_DATA); | |
b9733481 | 15278 | oappend (names_mm[modrm.reg]); |
4d9567e0 MM |
15279 | } |
15280 | ||
c608c12e | 15281 | static void |
26ca5450 | 15282 | OP_EX (int bytemode, int sizeflag) |
c608c12e | 15283 | { |
b9733481 L |
15284 | int reg; |
15285 | const char **names; | |
d6f574e0 L |
15286 | |
15287 | /* Skip mod/rm byte. */ | |
15288 | MODRM_CHECK; | |
15289 | codep++; | |
15290 | ||
7967e09e | 15291 | if (modrm.mod != 3) |
c608c12e | 15292 | { |
c1e679ec | 15293 | OP_E_memory (bytemode, sizeflag); |
c608c12e AM |
15294 | return; |
15295 | } | |
d6f574e0 | 15296 | |
b9733481 | 15297 | reg = modrm.rm; |
161a04f6 L |
15298 | USED_REX (REX_B); |
15299 | if (rex & REX_B) | |
b9733481 | 15300 | reg += 8; |
43234a1e L |
15301 | if (vex.evex) |
15302 | { | |
15303 | USED_REX (REX_X); | |
15304 | if ((rex & REX_X)) | |
15305 | reg += 16; | |
15306 | } | |
c608c12e | 15307 | |
b6169b20 | 15308 | if ((sizeflag & SUFFIX_ALWAYS) |
fa99fab2 L |
15309 | && (bytemode == x_swap_mode |
15310 | || bytemode == d_swap_mode | |
7bb15c6f | 15311 | || bytemode == d_scalar_swap_mode |
539f890d L |
15312 | || bytemode == q_swap_mode |
15313 | || bytemode == q_scalar_swap_mode)) | |
b6169b20 L |
15314 | swap_operand (); |
15315 | ||
c0f3af97 L |
15316 | if (need_vex |
15317 | && bytemode != xmm_mode | |
6c30d220 L |
15318 | && bytemode != xmmdw_mode |
15319 | && bytemode != xmmqd_mode | |
15320 | && bytemode != xmm_mb_mode | |
15321 | && bytemode != xmm_mw_mode | |
15322 | && bytemode != xmm_md_mode | |
15323 | && bytemode != xmm_mq_mode | |
539f890d | 15324 | && bytemode != xmmq_mode |
43234a1e L |
15325 | && bytemode != evex_half_bcst_xmmq_mode |
15326 | && bytemode != ymm_mode | |
7bb15c6f | 15327 | && bytemode != d_scalar_swap_mode |
1c480963 L |
15328 | && bytemode != q_scalar_swap_mode |
15329 | && bytemode != vex_scalar_w_dq_mode) | |
c0f3af97 L |
15330 | { |
15331 | switch (vex.length) | |
15332 | { | |
15333 | case 128: | |
b9733481 | 15334 | names = names_xmm; |
c0f3af97 L |
15335 | break; |
15336 | case 256: | |
b9733481 | 15337 | names = names_ymm; |
c0f3af97 | 15338 | break; |
43234a1e L |
15339 | case 512: |
15340 | names = names_zmm; | |
15341 | break; | |
c0f3af97 L |
15342 | default: |
15343 | abort (); | |
15344 | } | |
15345 | } | |
43234a1e L |
15346 | else if (bytemode == xmmq_mode |
15347 | || bytemode == evex_half_bcst_xmmq_mode) | |
15348 | { | |
15349 | switch (vex.length) | |
15350 | { | |
15351 | case 128: | |
15352 | case 256: | |
15353 | names = names_xmm; | |
15354 | break; | |
15355 | case 512: | |
15356 | names = names_ymm; | |
15357 | break; | |
15358 | default: | |
15359 | abort (); | |
15360 | } | |
15361 | } | |
15362 | else if (bytemode == ymm_mode) | |
15363 | names = names_ymm; | |
c0f3af97 | 15364 | else |
b9733481 L |
15365 | names = names_xmm; |
15366 | oappend (names[reg]); | |
c608c12e AM |
15367 | } |
15368 | ||
252b5132 | 15369 | static void |
26ca5450 | 15370 | OP_MS (int bytemode, int sizeflag) |
252b5132 | 15371 | { |
7967e09e | 15372 | if (modrm.mod == 3) |
2da11e11 AM |
15373 | OP_EM (bytemode, sizeflag); |
15374 | else | |
6608db57 | 15375 | BadOp (); |
252b5132 RH |
15376 | } |
15377 | ||
992aaec9 | 15378 | static void |
26ca5450 | 15379 | OP_XS (int bytemode, int sizeflag) |
992aaec9 | 15380 | { |
7967e09e | 15381 | if (modrm.mod == 3) |
992aaec9 AM |
15382 | OP_EX (bytemode, sizeflag); |
15383 | else | |
6608db57 | 15384 | BadOp (); |
992aaec9 AM |
15385 | } |
15386 | ||
cc0ec051 AM |
15387 | static void |
15388 | OP_M (int bytemode, int sizeflag) | |
15389 | { | |
7967e09e | 15390 | if (modrm.mod == 3) |
75413a22 L |
15391 | /* bad bound,lea,lds,les,lfs,lgs,lss,cmpxchg8b,vmptrst modrm */ |
15392 | BadOp (); | |
cc0ec051 AM |
15393 | else |
15394 | OP_E (bytemode, sizeflag); | |
15395 | } | |
15396 | ||
15397 | static void | |
15398 | OP_0f07 (int bytemode, int sizeflag) | |
15399 | { | |
7967e09e | 15400 | if (modrm.mod != 3 || modrm.rm != 0) |
cc0ec051 AM |
15401 | BadOp (); |
15402 | else | |
15403 | OP_E (bytemode, sizeflag); | |
15404 | } | |
15405 | ||
46e883c5 | 15406 | /* NOP is an alias of "xchg %ax,%ax" in 16bit mode, "xchg %eax,%eax" in |
246c51aa | 15407 | 32bit mode and "xchg %rax,%rax" in 64bit mode. */ |
46e883c5 | 15408 | |
cc0ec051 | 15409 | static void |
46e883c5 | 15410 | NOP_Fixup1 (int bytemode, int sizeflag) |
cc0ec051 | 15411 | { |
8b38ad71 L |
15412 | if ((prefixes & PREFIX_DATA) != 0 |
15413 | || (rex != 0 | |
15414 | && rex != 0x48 | |
15415 | && address_mode == mode_64bit)) | |
46e883c5 L |
15416 | OP_REG (bytemode, sizeflag); |
15417 | else | |
15418 | strcpy (obuf, "nop"); | |
15419 | } | |
15420 | ||
15421 | static void | |
15422 | NOP_Fixup2 (int bytemode, int sizeflag) | |
15423 | { | |
8b38ad71 L |
15424 | if ((prefixes & PREFIX_DATA) != 0 |
15425 | || (rex != 0 | |
15426 | && rex != 0x48 | |
15427 | && address_mode == mode_64bit)) | |
46e883c5 | 15428 | OP_IMREG (bytemode, sizeflag); |
cc0ec051 AM |
15429 | } |
15430 | ||
84037f8c | 15431 | static const char *const Suffix3DNow[] = { |
252b5132 RH |
15432 | /* 00 */ NULL, NULL, NULL, NULL, |
15433 | /* 04 */ NULL, NULL, NULL, NULL, | |
15434 | /* 08 */ NULL, NULL, NULL, NULL, | |
9e525108 | 15435 | /* 0C */ "pi2fw", "pi2fd", NULL, NULL, |
252b5132 RH |
15436 | /* 10 */ NULL, NULL, NULL, NULL, |
15437 | /* 14 */ NULL, NULL, NULL, NULL, | |
15438 | /* 18 */ NULL, NULL, NULL, NULL, | |
9e525108 | 15439 | /* 1C */ "pf2iw", "pf2id", NULL, NULL, |
252b5132 RH |
15440 | /* 20 */ NULL, NULL, NULL, NULL, |
15441 | /* 24 */ NULL, NULL, NULL, NULL, | |
15442 | /* 28 */ NULL, NULL, NULL, NULL, | |
15443 | /* 2C */ NULL, NULL, NULL, NULL, | |
15444 | /* 30 */ NULL, NULL, NULL, NULL, | |
15445 | /* 34 */ NULL, NULL, NULL, NULL, | |
15446 | /* 38 */ NULL, NULL, NULL, NULL, | |
15447 | /* 3C */ NULL, NULL, NULL, NULL, | |
15448 | /* 40 */ NULL, NULL, NULL, NULL, | |
15449 | /* 44 */ NULL, NULL, NULL, NULL, | |
15450 | /* 48 */ NULL, NULL, NULL, NULL, | |
15451 | /* 4C */ NULL, NULL, NULL, NULL, | |
15452 | /* 50 */ NULL, NULL, NULL, NULL, | |
15453 | /* 54 */ NULL, NULL, NULL, NULL, | |
15454 | /* 58 */ NULL, NULL, NULL, NULL, | |
15455 | /* 5C */ NULL, NULL, NULL, NULL, | |
15456 | /* 60 */ NULL, NULL, NULL, NULL, | |
15457 | /* 64 */ NULL, NULL, NULL, NULL, | |
15458 | /* 68 */ NULL, NULL, NULL, NULL, | |
15459 | /* 6C */ NULL, NULL, NULL, NULL, | |
15460 | /* 70 */ NULL, NULL, NULL, NULL, | |
15461 | /* 74 */ NULL, NULL, NULL, NULL, | |
15462 | /* 78 */ NULL, NULL, NULL, NULL, | |
15463 | /* 7C */ NULL, NULL, NULL, NULL, | |
15464 | /* 80 */ NULL, NULL, NULL, NULL, | |
15465 | /* 84 */ NULL, NULL, NULL, NULL, | |
9e525108 AM |
15466 | /* 88 */ NULL, NULL, "pfnacc", NULL, |
15467 | /* 8C */ NULL, NULL, "pfpnacc", NULL, | |
252b5132 RH |
15468 | /* 90 */ "pfcmpge", NULL, NULL, NULL, |
15469 | /* 94 */ "pfmin", NULL, "pfrcp", "pfrsqrt", | |
15470 | /* 98 */ NULL, NULL, "pfsub", NULL, | |
15471 | /* 9C */ NULL, NULL, "pfadd", NULL, | |
15472 | /* A0 */ "pfcmpgt", NULL, NULL, NULL, | |
15473 | /* A4 */ "pfmax", NULL, "pfrcpit1", "pfrsqit1", | |
15474 | /* A8 */ NULL, NULL, "pfsubr", NULL, | |
15475 | /* AC */ NULL, NULL, "pfacc", NULL, | |
15476 | /* B0 */ "pfcmpeq", NULL, NULL, NULL, | |
9beff690 | 15477 | /* B4 */ "pfmul", NULL, "pfrcpit2", "pmulhrw", |
9e525108 | 15478 | /* B8 */ NULL, NULL, NULL, "pswapd", |
252b5132 RH |
15479 | /* BC */ NULL, NULL, NULL, "pavgusb", |
15480 | /* C0 */ NULL, NULL, NULL, NULL, | |
15481 | /* C4 */ NULL, NULL, NULL, NULL, | |
15482 | /* C8 */ NULL, NULL, NULL, NULL, | |
15483 | /* CC */ NULL, NULL, NULL, NULL, | |
15484 | /* D0 */ NULL, NULL, NULL, NULL, | |
15485 | /* D4 */ NULL, NULL, NULL, NULL, | |
15486 | /* D8 */ NULL, NULL, NULL, NULL, | |
15487 | /* DC */ NULL, NULL, NULL, NULL, | |
15488 | /* E0 */ NULL, NULL, NULL, NULL, | |
15489 | /* E4 */ NULL, NULL, NULL, NULL, | |
15490 | /* E8 */ NULL, NULL, NULL, NULL, | |
15491 | /* EC */ NULL, NULL, NULL, NULL, | |
15492 | /* F0 */ NULL, NULL, NULL, NULL, | |
15493 | /* F4 */ NULL, NULL, NULL, NULL, | |
15494 | /* F8 */ NULL, NULL, NULL, NULL, | |
15495 | /* FC */ NULL, NULL, NULL, NULL, | |
15496 | }; | |
15497 | ||
15498 | static void | |
26ca5450 | 15499 | OP_3DNowSuffix (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) |
252b5132 RH |
15500 | { |
15501 | const char *mnemonic; | |
15502 | ||
15503 | FETCH_DATA (the_info, codep + 1); | |
15504 | /* AMD 3DNow! instructions are specified by an opcode suffix in the | |
15505 | place where an 8-bit immediate would normally go. ie. the last | |
15506 | byte of the instruction. */ | |
ea397f5b | 15507 | obufp = mnemonicendp; |
c608c12e | 15508 | mnemonic = Suffix3DNow[*codep++ & 0xff]; |
252b5132 | 15509 | if (mnemonic) |
2da11e11 | 15510 | oappend (mnemonic); |
252b5132 RH |
15511 | else |
15512 | { | |
15513 | /* Since a variable sized modrm/sib chunk is between the start | |
15514 | of the opcode (0x0f0f) and the opcode suffix, we need to do | |
15515 | all the modrm processing first, and don't know until now that | |
15516 | we have a bad opcode. This necessitates some cleaning up. */ | |
ce518a5f L |
15517 | op_out[0][0] = '\0'; |
15518 | op_out[1][0] = '\0'; | |
6608db57 | 15519 | BadOp (); |
252b5132 | 15520 | } |
ea397f5b | 15521 | mnemonicendp = obufp; |
252b5132 | 15522 | } |
c608c12e | 15523 | |
ea397f5b L |
15524 | static struct op simd_cmp_op[] = |
15525 | { | |
15526 | { STRING_COMMA_LEN ("eq") }, | |
15527 | { STRING_COMMA_LEN ("lt") }, | |
15528 | { STRING_COMMA_LEN ("le") }, | |
15529 | { STRING_COMMA_LEN ("unord") }, | |
15530 | { STRING_COMMA_LEN ("neq") }, | |
15531 | { STRING_COMMA_LEN ("nlt") }, | |
15532 | { STRING_COMMA_LEN ("nle") }, | |
15533 | { STRING_COMMA_LEN ("ord") } | |
c608c12e AM |
15534 | }; |
15535 | ||
15536 | static void | |
ad19981d | 15537 | CMP_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) |
c608c12e AM |
15538 | { |
15539 | unsigned int cmp_type; | |
15540 | ||
15541 | FETCH_DATA (the_info, codep + 1); | |
15542 | cmp_type = *codep++ & 0xff; | |
c0f3af97 | 15543 | if (cmp_type < ARRAY_SIZE (simd_cmp_op)) |
c608c12e | 15544 | { |
ad19981d | 15545 | char suffix [3]; |
ea397f5b | 15546 | char *p = mnemonicendp - 2; |
ad19981d L |
15547 | suffix[0] = p[0]; |
15548 | suffix[1] = p[1]; | |
15549 | suffix[2] = '\0'; | |
ea397f5b L |
15550 | sprintf (p, "%s%s", simd_cmp_op[cmp_type].name, suffix); |
15551 | mnemonicendp += simd_cmp_op[cmp_type].len; | |
c608c12e AM |
15552 | } |
15553 | else | |
15554 | { | |
ad19981d L |
15555 | /* We have a reserved extension byte. Output it directly. */ |
15556 | scratchbuf[0] = '$'; | |
15557 | print_operand_value (scratchbuf + 1, 1, cmp_type); | |
9ce09ba2 | 15558 | oappend_maybe_intel (scratchbuf); |
ad19981d | 15559 | scratchbuf[0] = '\0'; |
c608c12e AM |
15560 | } |
15561 | } | |
15562 | ||
9916071f | 15563 | static void |
7abb8d81 | 15564 | OP_Mwait (int bytemode, int sizeflag ATTRIBUTE_UNUSED) |
9916071f | 15565 | { |
7abb8d81 | 15566 | /* mwait %eax,%ecx / mwaitx %eax,%ecx,%ebx */ |
b844680a L |
15567 | if (!intel_syntax) |
15568 | { | |
081e283f JB |
15569 | strcpy (op_out[0], names32[0]); |
15570 | strcpy (op_out[1], names32[1]); | |
7abb8d81 | 15571 | if (bytemode == eBX_reg) |
081e283f | 15572 | strcpy (op_out[2], names32[3]); |
b844680a L |
15573 | two_source_ops = 1; |
15574 | } | |
15575 | /* Skip mod/rm byte. */ | |
15576 | MODRM_CHECK; | |
15577 | codep++; | |
15578 | } | |
15579 | ||
15580 | static void | |
15581 | OP_Monitor (int bytemode ATTRIBUTE_UNUSED, | |
15582 | int sizeflag ATTRIBUTE_UNUSED) | |
ca164297 | 15583 | { |
081e283f | 15584 | /* monitor %{e,r,}ax,%ecx,%edx" */ |
b844680a | 15585 | if (!intel_syntax) |
ca164297 | 15586 | { |
cb712a9e L |
15587 | const char **names = (address_mode == mode_64bit |
15588 | ? names64 : names32); | |
1d9f512f | 15589 | |
081e283f | 15590 | if (prefixes & PREFIX_ADDR) |
ca164297 | 15591 | { |
b844680a | 15592 | /* Remove "addr16/addr32". */ |
f16cd0d5 | 15593 | all_prefixes[last_addr_prefix] = 0; |
081e283f JB |
15594 | names = (address_mode != mode_32bit |
15595 | ? names32 : names16); | |
b844680a | 15596 | used_prefixes |= PREFIX_ADDR; |
ca164297 | 15597 | } |
081e283f JB |
15598 | else if (address_mode == mode_16bit) |
15599 | names = names16; | |
15600 | strcpy (op_out[0], names[0]); | |
15601 | strcpy (op_out[1], names32[1]); | |
15602 | strcpy (op_out[2], names32[2]); | |
b844680a | 15603 | two_source_ops = 1; |
ca164297 | 15604 | } |
b844680a L |
15605 | /* Skip mod/rm byte. */ |
15606 | MODRM_CHECK; | |
15607 | codep++; | |
30123838 JB |
15608 | } |
15609 | ||
6608db57 KH |
15610 | static void |
15611 | BadOp (void) | |
2da11e11 | 15612 | { |
6608db57 KH |
15613 | /* Throw away prefixes and 1st. opcode byte. */ |
15614 | codep = insn_codep + 1; | |
2da11e11 AM |
15615 | oappend ("(bad)"); |
15616 | } | |
4cc91dba | 15617 | |
35c52694 L |
15618 | static void |
15619 | REP_Fixup (int bytemode, int sizeflag) | |
15620 | { | |
15621 | /* The 0xf3 prefix should be displayed as "rep" for ins, outs, movs, | |
15622 | lods and stos. */ | |
35c52694 | 15623 | if (prefixes & PREFIX_REPZ) |
f16cd0d5 | 15624 | all_prefixes[last_repz_prefix] = REP_PREFIX; |
35c52694 L |
15625 | |
15626 | switch (bytemode) | |
15627 | { | |
15628 | case al_reg: | |
15629 | case eAX_reg: | |
15630 | case indir_dx_reg: | |
15631 | OP_IMREG (bytemode, sizeflag); | |
15632 | break; | |
15633 | case eDI_reg: | |
15634 | OP_ESreg (bytemode, sizeflag); | |
15635 | break; | |
15636 | case eSI_reg: | |
15637 | OP_DSreg (bytemode, sizeflag); | |
15638 | break; | |
15639 | default: | |
15640 | abort (); | |
15641 | break; | |
15642 | } | |
15643 | } | |
f5804c90 | 15644 | |
d835a58b JB |
15645 | static void |
15646 | SEP_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) | |
15647 | { | |
15648 | if ( isa64 != amd64 ) | |
15649 | return; | |
15650 | ||
15651 | obufp = obuf; | |
15652 | BadOp (); | |
15653 | mnemonicendp = obufp; | |
15654 | ++codep; | |
15655 | } | |
15656 | ||
7e8b059b L |
15657 | /* For BND-prefixed instructions 0xF2 prefix should be displayed as |
15658 | "bnd". */ | |
15659 | ||
15660 | static void | |
15661 | BND_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) | |
15662 | { | |
15663 | if (prefixes & PREFIX_REPNZ) | |
15664 | all_prefixes[last_repnz_prefix] = BND_PREFIX; | |
15665 | } | |
15666 | ||
04ef582a L |
15667 | /* For NOTRACK-prefixed instructions, 0x3E prefix should be displayed as |
15668 | "notrack". */ | |
15669 | ||
15670 | static void | |
15671 | NOTRACK_Fixup (int bytemode ATTRIBUTE_UNUSED, | |
15672 | int sizeflag ATTRIBUTE_UNUSED) | |
15673 | { | |
9fef80d6 | 15674 | if (active_seg_prefix == PREFIX_DS |
04ef582a L |
15675 | && (address_mode != mode_64bit || last_data_prefix < 0)) |
15676 | { | |
4e9ac44a | 15677 | /* NOTRACK prefix is only valid on indirect branch instructions. |
9fef80d6 | 15678 | NB: DATA prefix is unsupported for Intel64. */ |
04ef582a L |
15679 | active_seg_prefix = 0; |
15680 | all_prefixes[last_seg_prefix] = NOTRACK_PREFIX; | |
15681 | } | |
15682 | } | |
15683 | ||
42164a71 L |
15684 | /* Similar to OP_E. But the 0xf2/0xf3 prefixes should be displayed as |
15685 | "xacquire"/"xrelease" for memory operand if there is a LOCK prefix. | |
15686 | */ | |
15687 | ||
15688 | static void | |
15689 | HLE_Fixup1 (int bytemode, int sizeflag) | |
15690 | { | |
15691 | if (modrm.mod != 3 | |
15692 | && (prefixes & PREFIX_LOCK) != 0) | |
15693 | { | |
15694 | if (prefixes & PREFIX_REPZ) | |
15695 | all_prefixes[last_repz_prefix] = XRELEASE_PREFIX; | |
15696 | if (prefixes & PREFIX_REPNZ) | |
15697 | all_prefixes[last_repnz_prefix] = XACQUIRE_PREFIX; | |
15698 | } | |
15699 | ||
15700 | OP_E (bytemode, sizeflag); | |
15701 | } | |
15702 | ||
15703 | /* Similar to OP_E. But the 0xf2/0xf3 prefixes should be displayed as | |
15704 | "xacquire"/"xrelease" for memory operand. No check for LOCK prefix. | |
15705 | */ | |
15706 | ||
15707 | static void | |
15708 | HLE_Fixup2 (int bytemode, int sizeflag) | |
15709 | { | |
15710 | if (modrm.mod != 3) | |
15711 | { | |
15712 | if (prefixes & PREFIX_REPZ) | |
15713 | all_prefixes[last_repz_prefix] = XRELEASE_PREFIX; | |
15714 | if (prefixes & PREFIX_REPNZ) | |
15715 | all_prefixes[last_repnz_prefix] = XACQUIRE_PREFIX; | |
15716 | } | |
15717 | ||
15718 | OP_E (bytemode, sizeflag); | |
15719 | } | |
15720 | ||
15721 | /* Similar to OP_E. But the 0xf3 prefixes should be displayed as | |
15722 | "xrelease" for memory operand. No check for LOCK prefix. */ | |
15723 | ||
15724 | static void | |
15725 | HLE_Fixup3 (int bytemode, int sizeflag) | |
15726 | { | |
15727 | if (modrm.mod != 3 | |
15728 | && last_repz_prefix > last_repnz_prefix | |
15729 | && (prefixes & PREFIX_REPZ) != 0) | |
15730 | all_prefixes[last_repz_prefix] = XRELEASE_PREFIX; | |
15731 | ||
15732 | OP_E (bytemode, sizeflag); | |
15733 | } | |
15734 | ||
f5804c90 L |
15735 | static void |
15736 | CMPXCHG8B_Fixup (int bytemode, int sizeflag) | |
15737 | { | |
161a04f6 L |
15738 | USED_REX (REX_W); |
15739 | if (rex & REX_W) | |
f5804c90 L |
15740 | { |
15741 | /* Change cmpxchg8b to cmpxchg16b. */ | |
ea397f5b L |
15742 | char *p = mnemonicendp - 2; |
15743 | mnemonicendp = stpcpy (p, "16b"); | |
fb9c77c7 | 15744 | bytemode = o_mode; |
f5804c90 | 15745 | } |
42164a71 L |
15746 | else if ((prefixes & PREFIX_LOCK) != 0) |
15747 | { | |
15748 | if (prefixes & PREFIX_REPZ) | |
15749 | all_prefixes[last_repz_prefix] = XRELEASE_PREFIX; | |
15750 | if (prefixes & PREFIX_REPNZ) | |
15751 | all_prefixes[last_repnz_prefix] = XACQUIRE_PREFIX; | |
15752 | } | |
15753 | ||
f5804c90 L |
15754 | OP_M (bytemode, sizeflag); |
15755 | } | |
42903f7f L |
15756 | |
15757 | static void | |
15758 | XMM_Fixup (int reg, int sizeflag ATTRIBUTE_UNUSED) | |
15759 | { | |
b9733481 L |
15760 | const char **names; |
15761 | ||
c0f3af97 L |
15762 | if (need_vex) |
15763 | { | |
15764 | switch (vex.length) | |
15765 | { | |
15766 | case 128: | |
b9733481 | 15767 | names = names_xmm; |
c0f3af97 L |
15768 | break; |
15769 | case 256: | |
b9733481 | 15770 | names = names_ymm; |
c0f3af97 L |
15771 | break; |
15772 | default: | |
15773 | abort (); | |
15774 | } | |
15775 | } | |
15776 | else | |
b9733481 L |
15777 | names = names_xmm; |
15778 | oappend (names[reg]); | |
42903f7f | 15779 | } |
381d071f L |
15780 | |
15781 | static void | |
15782 | CRC32_Fixup (int bytemode, int sizeflag) | |
15783 | { | |
15784 | /* Add proper suffix to "crc32". */ | |
ea397f5b | 15785 | char *p = mnemonicendp; |
381d071f L |
15786 | |
15787 | switch (bytemode) | |
15788 | { | |
15789 | case b_mode: | |
20592a94 | 15790 | if (intel_syntax) |
ea397f5b | 15791 | goto skip; |
20592a94 | 15792 | |
381d071f L |
15793 | *p++ = 'b'; |
15794 | break; | |
15795 | case v_mode: | |
20592a94 | 15796 | if (intel_syntax) |
ea397f5b | 15797 | goto skip; |
20592a94 | 15798 | |
381d071f L |
15799 | USED_REX (REX_W); |
15800 | if (rex & REX_W) | |
15801 | *p++ = 'q'; | |
7bb15c6f | 15802 | else |
f16cd0d5 L |
15803 | { |
15804 | if (sizeflag & DFLAG) | |
15805 | *p++ = 'l'; | |
15806 | else | |
15807 | *p++ = 'w'; | |
15808 | used_prefixes |= (prefixes & PREFIX_DATA); | |
15809 | } | |
381d071f L |
15810 | break; |
15811 | default: | |
15812 | oappend (INTERNAL_DISASSEMBLER_ERROR); | |
15813 | break; | |
15814 | } | |
ea397f5b | 15815 | mnemonicendp = p; |
381d071f L |
15816 | *p = '\0'; |
15817 | ||
dc1e8a47 | 15818 | skip: |
381d071f L |
15819 | if (modrm.mod == 3) |
15820 | { | |
15821 | int add; | |
15822 | ||
15823 | /* Skip mod/rm byte. */ | |
15824 | MODRM_CHECK; | |
15825 | codep++; | |
15826 | ||
15827 | USED_REX (REX_B); | |
15828 | add = (rex & REX_B) ? 8 : 0; | |
15829 | if (bytemode == b_mode) | |
15830 | { | |
15831 | USED_REX (0); | |
15832 | if (rex) | |
15833 | oappend (names8rex[modrm.rm + add]); | |
15834 | else | |
15835 | oappend (names8[modrm.rm + add]); | |
15836 | } | |
15837 | else | |
15838 | { | |
15839 | USED_REX (REX_W); | |
15840 | if (rex & REX_W) | |
15841 | oappend (names64[modrm.rm + add]); | |
15842 | else if ((prefixes & PREFIX_DATA)) | |
15843 | oappend (names16[modrm.rm + add]); | |
15844 | else | |
15845 | oappend (names32[modrm.rm + add]); | |
15846 | } | |
15847 | } | |
15848 | else | |
9344ff29 | 15849 | OP_E (bytemode, sizeflag); |
381d071f | 15850 | } |
85f10a01 | 15851 | |
eacc9c89 L |
15852 | static void |
15853 | FXSAVE_Fixup (int bytemode, int sizeflag) | |
15854 | { | |
15855 | /* Add proper suffix to "fxsave" and "fxrstor". */ | |
15856 | USED_REX (REX_W); | |
15857 | if (rex & REX_W) | |
15858 | { | |
15859 | char *p = mnemonicendp; | |
15860 | *p++ = '6'; | |
15861 | *p++ = '4'; | |
15862 | *p = '\0'; | |
15863 | mnemonicendp = p; | |
15864 | } | |
15865 | OP_M (bytemode, sizeflag); | |
15866 | } | |
15867 | ||
15c7c1d8 JB |
15868 | static void |
15869 | PCMPESTR_Fixup (int bytemode, int sizeflag) | |
15870 | { | |
15871 | /* Add proper suffix to "{,v}pcmpestr{i,m}". */ | |
15872 | if (!intel_syntax) | |
15873 | { | |
15874 | char *p = mnemonicendp; | |
15875 | ||
15876 | USED_REX (REX_W); | |
15877 | if (rex & REX_W) | |
15878 | *p++ = 'q'; | |
15879 | else if (sizeflag & SUFFIX_ALWAYS) | |
15880 | *p++ = 'l'; | |
15881 | ||
15882 | *p = '\0'; | |
15883 | mnemonicendp = p; | |
15884 | } | |
15885 | ||
15886 | OP_EX (bytemode, sizeflag); | |
15887 | } | |
15888 | ||
c0f3af97 L |
15889 | /* Display the destination register operand for instructions with |
15890 | VEX. */ | |
15891 | ||
15892 | static void | |
15893 | OP_VEX (int bytemode, int sizeflag ATTRIBUTE_UNUSED) | |
15894 | { | |
539f890d | 15895 | int reg; |
b9733481 L |
15896 | const char **names; |
15897 | ||
c0f3af97 L |
15898 | if (!need_vex) |
15899 | abort (); | |
15900 | ||
15901 | if (!need_vex_reg) | |
15902 | return; | |
15903 | ||
539f890d | 15904 | reg = vex.register_specifier; |
63c6fc6c | 15905 | vex.register_specifier = 0; |
5f847646 JB |
15906 | if (address_mode != mode_64bit) |
15907 | reg &= 7; | |
15908 | else if (vex.evex && !vex.v) | |
15909 | reg += 16; | |
43234a1e | 15910 | |
539f890d L |
15911 | if (bytemode == vex_scalar_mode) |
15912 | { | |
15913 | oappend (names_xmm[reg]); | |
15914 | return; | |
15915 | } | |
15916 | ||
c0f3af97 L |
15917 | switch (vex.length) |
15918 | { | |
15919 | case 128: | |
15920 | switch (bytemode) | |
15921 | { | |
15922 | case vex_mode: | |
15923 | case vex128_mode: | |
6c30d220 | 15924 | case vex_vsib_q_w_dq_mode: |
5fc35d96 | 15925 | case vex_vsib_q_w_d_mode: |
cb21baef L |
15926 | names = names_xmm; |
15927 | break; | |
15928 | case dq_mode: | |
390a6789 | 15929 | if (rex & REX_W) |
cb21baef L |
15930 | names = names64; |
15931 | else | |
15932 | names = names32; | |
c0f3af97 | 15933 | break; |
1ba585e8 | 15934 | case mask_bd_mode: |
43234a1e | 15935 | case mask_mode: |
9889cbb1 L |
15936 | if (reg > 0x7) |
15937 | { | |
15938 | oappend ("(bad)"); | |
15939 | return; | |
15940 | } | |
43234a1e L |
15941 | names = names_mask; |
15942 | break; | |
c0f3af97 L |
15943 | default: |
15944 | abort (); | |
15945 | return; | |
15946 | } | |
c0f3af97 L |
15947 | break; |
15948 | case 256: | |
15949 | switch (bytemode) | |
15950 | { | |
15951 | case vex_mode: | |
15952 | case vex256_mode: | |
6c30d220 L |
15953 | names = names_ymm; |
15954 | break; | |
15955 | case vex_vsib_q_w_dq_mode: | |
5fc35d96 | 15956 | case vex_vsib_q_w_d_mode: |
6c30d220 | 15957 | names = vex.w ? names_ymm : names_xmm; |
c0f3af97 | 15958 | break; |
1ba585e8 | 15959 | case mask_bd_mode: |
43234a1e | 15960 | case mask_mode: |
9889cbb1 L |
15961 | if (reg > 0x7) |
15962 | { | |
15963 | oappend ("(bad)"); | |
15964 | return; | |
15965 | } | |
43234a1e L |
15966 | names = names_mask; |
15967 | break; | |
c0f3af97 | 15968 | default: |
a37a2806 NC |
15969 | /* See PR binutils/20893 for a reproducer. */ |
15970 | oappend ("(bad)"); | |
c0f3af97 L |
15971 | return; |
15972 | } | |
c0f3af97 | 15973 | break; |
43234a1e L |
15974 | case 512: |
15975 | names = names_zmm; | |
15976 | break; | |
c0f3af97 L |
15977 | default: |
15978 | abort (); | |
15979 | break; | |
15980 | } | |
539f890d | 15981 | oappend (names[reg]); |
c0f3af97 L |
15982 | } |
15983 | ||
922d8de8 DR |
15984 | /* Get the VEX immediate byte without moving codep. */ |
15985 | ||
15986 | static unsigned char | |
ccc5981b | 15987 | get_vex_imm8 (int sizeflag, int opnum) |
922d8de8 DR |
15988 | { |
15989 | int bytes_before_imm = 0; | |
15990 | ||
922d8de8 DR |
15991 | if (modrm.mod != 3) |
15992 | { | |
15993 | /* There are SIB/displacement bytes. */ | |
15994 | if ((sizeflag & AFLAG) || address_mode == mode_64bit) | |
6c067bbb | 15995 | { |
922d8de8 | 15996 | /* 32/64 bit address mode */ |
6c067bbb | 15997 | int base = modrm.rm; |
922d8de8 DR |
15998 | |
15999 | /* Check SIB byte. */ | |
6c067bbb RM |
16000 | if (base == 4) |
16001 | { | |
16002 | FETCH_DATA (the_info, codep + 1); | |
16003 | base = *codep & 7; | |
16004 | /* When decoding the third source, don't increase | |
16005 | bytes_before_imm as this has already been incremented | |
16006 | by one in OP_E_memory while decoding the second | |
16007 | source operand. */ | |
16008 | if (opnum == 0) | |
16009 | bytes_before_imm++; | |
16010 | } | |
16011 | ||
16012 | /* Don't increase bytes_before_imm when decoding the third source, | |
16013 | it has already been incremented by OP_E_memory while decoding | |
16014 | the second source operand. */ | |
16015 | if (opnum == 0) | |
16016 | { | |
16017 | switch (modrm.mod) | |
16018 | { | |
16019 | case 0: | |
16020 | /* When modrm.rm == 5 or modrm.rm == 4 and base in | |
16021 | SIB == 5, there is a 4 byte displacement. */ | |
16022 | if (base != 5) | |
16023 | /* No displacement. */ | |
16024 | break; | |
1a0670f3 | 16025 | /* Fall through. */ |
6c067bbb RM |
16026 | case 2: |
16027 | /* 4 byte displacement. */ | |
16028 | bytes_before_imm += 4; | |
16029 | break; | |
16030 | case 1: | |
16031 | /* 1 byte displacement. */ | |
16032 | bytes_before_imm++; | |
16033 | break; | |
16034 | } | |
16035 | } | |
16036 | } | |
922d8de8 | 16037 | else |
02e647f9 SP |
16038 | { |
16039 | /* 16 bit address mode */ | |
6c067bbb RM |
16040 | /* Don't increase bytes_before_imm when decoding the third source, |
16041 | it has already been incremented by OP_E_memory while decoding | |
16042 | the second source operand. */ | |
16043 | if (opnum == 0) | |
16044 | { | |
02e647f9 SP |
16045 | switch (modrm.mod) |
16046 | { | |
16047 | case 0: | |
16048 | /* When modrm.rm == 6, there is a 2 byte displacement. */ | |
16049 | if (modrm.rm != 6) | |
16050 | /* No displacement. */ | |
16051 | break; | |
1a0670f3 | 16052 | /* Fall through. */ |
02e647f9 SP |
16053 | case 2: |
16054 | /* 2 byte displacement. */ | |
16055 | bytes_before_imm += 2; | |
16056 | break; | |
16057 | case 1: | |
16058 | /* 1 byte displacement: when decoding the third source, | |
16059 | don't increase bytes_before_imm as this has already | |
16060 | been incremented by one in OP_E_memory while decoding | |
16061 | the second source operand. */ | |
16062 | if (opnum == 0) | |
16063 | bytes_before_imm++; | |
ccc5981b | 16064 | |
02e647f9 SP |
16065 | break; |
16066 | } | |
922d8de8 DR |
16067 | } |
16068 | } | |
16069 | } | |
16070 | ||
16071 | FETCH_DATA (the_info, codep + bytes_before_imm + 1); | |
16072 | return codep [bytes_before_imm]; | |
16073 | } | |
16074 | ||
16075 | static void | |
16076 | OP_EX_VexReg (int bytemode, int sizeflag, int reg) | |
16077 | { | |
b9733481 L |
16078 | const char **names; |
16079 | ||
922d8de8 DR |
16080 | if (reg == -1 && modrm.mod != 3) |
16081 | { | |
16082 | OP_E_memory (bytemode, sizeflag); | |
16083 | return; | |
16084 | } | |
16085 | else | |
16086 | { | |
16087 | if (reg == -1) | |
16088 | { | |
16089 | reg = modrm.rm; | |
16090 | USED_REX (REX_B); | |
16091 | if (rex & REX_B) | |
16092 | reg += 8; | |
16093 | } | |
5f847646 JB |
16094 | if (address_mode != mode_64bit) |
16095 | reg &= 7; | |
922d8de8 DR |
16096 | } |
16097 | ||
16098 | switch (vex.length) | |
16099 | { | |
16100 | case 128: | |
b9733481 | 16101 | names = names_xmm; |
922d8de8 DR |
16102 | break; |
16103 | case 256: | |
b9733481 | 16104 | names = names_ymm; |
922d8de8 DR |
16105 | break; |
16106 | default: | |
16107 | abort (); | |
16108 | } | |
b9733481 | 16109 | oappend (names[reg]); |
922d8de8 DR |
16110 | } |
16111 | ||
a683cc34 SP |
16112 | static void |
16113 | OP_EX_VexImmW (int bytemode, int sizeflag) | |
16114 | { | |
16115 | int reg = -1; | |
16116 | static unsigned char vex_imm8; | |
16117 | ||
16118 | if (vex_w_done == 0) | |
16119 | { | |
16120 | vex_w_done = 1; | |
16121 | ||
16122 | /* Skip mod/rm byte. */ | |
16123 | MODRM_CHECK; | |
16124 | codep++; | |
16125 | ||
16126 | vex_imm8 = get_vex_imm8 (sizeflag, 0); | |
16127 | ||
16128 | if (vex.w) | |
16129 | reg = vex_imm8 >> 4; | |
16130 | ||
16131 | OP_EX_VexReg (bytemode, sizeflag, reg); | |
16132 | } | |
16133 | else if (vex_w_done == 1) | |
16134 | { | |
16135 | vex_w_done = 2; | |
16136 | ||
16137 | if (!vex.w) | |
16138 | reg = vex_imm8 >> 4; | |
16139 | ||
16140 | OP_EX_VexReg (bytemode, sizeflag, reg); | |
16141 | } | |
16142 | else | |
16143 | { | |
16144 | /* Output the imm8 directly. */ | |
16145 | scratchbuf[0] = '$'; | |
16146 | print_operand_value (scratchbuf + 1, 1, vex_imm8 & 0xf); | |
9ce09ba2 | 16147 | oappend_maybe_intel (scratchbuf); |
a683cc34 SP |
16148 | scratchbuf[0] = '\0'; |
16149 | codep++; | |
16150 | } | |
16151 | } | |
16152 | ||
5dd85c99 SP |
16153 | static void |
16154 | OP_Vex_2src (int bytemode, int sizeflag) | |
16155 | { | |
16156 | if (modrm.mod == 3) | |
16157 | { | |
b9733481 | 16158 | int reg = modrm.rm; |
5dd85c99 | 16159 | USED_REX (REX_B); |
b9733481 L |
16160 | if (rex & REX_B) |
16161 | reg += 8; | |
16162 | oappend (names_xmm[reg]); | |
5dd85c99 SP |
16163 | } |
16164 | else | |
16165 | { | |
16166 | if (intel_syntax | |
16167 | && (bytemode == v_mode || bytemode == v_swap_mode)) | |
16168 | { | |
16169 | bytemode = (prefixes & PREFIX_DATA) ? x_mode : q_mode; | |
16170 | used_prefixes |= (prefixes & PREFIX_DATA); | |
16171 | } | |
16172 | OP_E (bytemode, sizeflag); | |
16173 | } | |
16174 | } | |
16175 | ||
16176 | static void | |
16177 | OP_Vex_2src_1 (int bytemode, int sizeflag) | |
16178 | { | |
16179 | if (modrm.mod == 3) | |
16180 | { | |
16181 | /* Skip mod/rm byte. */ | |
16182 | MODRM_CHECK; | |
16183 | codep++; | |
16184 | } | |
16185 | ||
16186 | if (vex.w) | |
5f847646 JB |
16187 | { |
16188 | unsigned int reg = vex.register_specifier; | |
63c6fc6c | 16189 | vex.register_specifier = 0; |
5f847646 JB |
16190 | |
16191 | if (address_mode != mode_64bit) | |
16192 | reg &= 7; | |
16193 | oappend (names_xmm[reg]); | |
16194 | } | |
5dd85c99 SP |
16195 | else |
16196 | OP_Vex_2src (bytemode, sizeflag); | |
16197 | } | |
16198 | ||
16199 | static void | |
16200 | OP_Vex_2src_2 (int bytemode, int sizeflag) | |
16201 | { | |
16202 | if (vex.w) | |
16203 | OP_Vex_2src (bytemode, sizeflag); | |
16204 | else | |
5f847646 JB |
16205 | { |
16206 | unsigned int reg = vex.register_specifier; | |
63c6fc6c | 16207 | vex.register_specifier = 0; |
5f847646 JB |
16208 | |
16209 | if (address_mode != mode_64bit) | |
16210 | reg &= 7; | |
16211 | oappend (names_xmm[reg]); | |
16212 | } | |
5dd85c99 SP |
16213 | } |
16214 | ||
922d8de8 DR |
16215 | static void |
16216 | OP_EX_VexW (int bytemode, int sizeflag) | |
16217 | { | |
16218 | int reg = -1; | |
16219 | ||
16220 | if (!vex_w_done) | |
16221 | { | |
41effecb SP |
16222 | /* Skip mod/rm byte. */ |
16223 | MODRM_CHECK; | |
16224 | codep++; | |
16225 | ||
922d8de8 | 16226 | if (vex.w) |
ccc5981b | 16227 | reg = get_vex_imm8 (sizeflag, 0) >> 4; |
922d8de8 DR |
16228 | } |
16229 | else | |
16230 | { | |
16231 | if (!vex.w) | |
ccc5981b | 16232 | reg = get_vex_imm8 (sizeflag, 1) >> 4; |
922d8de8 DR |
16233 | } |
16234 | ||
16235 | OP_EX_VexReg (bytemode, sizeflag, reg); | |
922d8de8 | 16236 | |
3a2430e0 JB |
16237 | if (vex_w_done) |
16238 | codep++; | |
16239 | vex_w_done = 1; | |
922d8de8 DR |
16240 | } |
16241 | ||
c0f3af97 L |
16242 | static void |
16243 | OP_REG_VexI4 (int bytemode, int sizeflag ATTRIBUTE_UNUSED) | |
16244 | { | |
16245 | int reg; | |
b9733481 L |
16246 | const char **names; |
16247 | ||
c0f3af97 L |
16248 | FETCH_DATA (the_info, codep + 1); |
16249 | reg = *codep++; | |
16250 | ||
16251 | if (bytemode != x_mode) | |
16252 | abort (); | |
16253 | ||
c0f3af97 | 16254 | reg >>= 4; |
5f847646 JB |
16255 | if (address_mode != mode_64bit) |
16256 | reg &= 7; | |
dae39acc | 16257 | |
c0f3af97 L |
16258 | switch (vex.length) |
16259 | { | |
16260 | case 128: | |
b9733481 | 16261 | names = names_xmm; |
c0f3af97 L |
16262 | break; |
16263 | case 256: | |
b9733481 | 16264 | names = names_ymm; |
c0f3af97 L |
16265 | break; |
16266 | default: | |
16267 | abort (); | |
16268 | } | |
b9733481 | 16269 | oappend (names[reg]); |
c0f3af97 L |
16270 | } |
16271 | ||
922d8de8 DR |
16272 | static void |
16273 | OP_XMM_VexW (int bytemode, int sizeflag) | |
16274 | { | |
16275 | /* Turn off the REX.W bit since it is used for swapping operands | |
16276 | now. */ | |
16277 | rex &= ~REX_W; | |
16278 | OP_XMM (bytemode, sizeflag); | |
16279 | } | |
16280 | ||
c0f3af97 L |
16281 | static void |
16282 | OP_EX_Vex (int bytemode, int sizeflag) | |
16283 | { | |
16284 | if (modrm.mod != 3) | |
63c6fc6c | 16285 | need_vex_reg = 0; |
c0f3af97 L |
16286 | OP_EX (bytemode, sizeflag); |
16287 | } | |
16288 | ||
16289 | static void | |
16290 | OP_XMM_Vex (int bytemode, int sizeflag) | |
16291 | { | |
16292 | if (modrm.mod != 3) | |
63c6fc6c | 16293 | need_vex_reg = 0; |
c0f3af97 L |
16294 | OP_XMM (bytemode, sizeflag); |
16295 | } | |
16296 | ||
ea397f5b L |
16297 | static struct op vex_cmp_op[] = |
16298 | { | |
16299 | { STRING_COMMA_LEN ("eq") }, | |
16300 | { STRING_COMMA_LEN ("lt") }, | |
16301 | { STRING_COMMA_LEN ("le") }, | |
16302 | { STRING_COMMA_LEN ("unord") }, | |
16303 | { STRING_COMMA_LEN ("neq") }, | |
16304 | { STRING_COMMA_LEN ("nlt") }, | |
16305 | { STRING_COMMA_LEN ("nle") }, | |
16306 | { STRING_COMMA_LEN ("ord") }, | |
16307 | { STRING_COMMA_LEN ("eq_uq") }, | |
16308 | { STRING_COMMA_LEN ("nge") }, | |
16309 | { STRING_COMMA_LEN ("ngt") }, | |
16310 | { STRING_COMMA_LEN ("false") }, | |
16311 | { STRING_COMMA_LEN ("neq_oq") }, | |
16312 | { STRING_COMMA_LEN ("ge") }, | |
16313 | { STRING_COMMA_LEN ("gt") }, | |
16314 | { STRING_COMMA_LEN ("true") }, | |
16315 | { STRING_COMMA_LEN ("eq_os") }, | |
16316 | { STRING_COMMA_LEN ("lt_oq") }, | |
16317 | { STRING_COMMA_LEN ("le_oq") }, | |
16318 | { STRING_COMMA_LEN ("unord_s") }, | |
16319 | { STRING_COMMA_LEN ("neq_us") }, | |
16320 | { STRING_COMMA_LEN ("nlt_uq") }, | |
16321 | { STRING_COMMA_LEN ("nle_uq") }, | |
16322 | { STRING_COMMA_LEN ("ord_s") }, | |
16323 | { STRING_COMMA_LEN ("eq_us") }, | |
16324 | { STRING_COMMA_LEN ("nge_uq") }, | |
16325 | { STRING_COMMA_LEN ("ngt_uq") }, | |
16326 | { STRING_COMMA_LEN ("false_os") }, | |
16327 | { STRING_COMMA_LEN ("neq_os") }, | |
16328 | { STRING_COMMA_LEN ("ge_oq") }, | |
16329 | { STRING_COMMA_LEN ("gt_oq") }, | |
16330 | { STRING_COMMA_LEN ("true_us") }, | |
c0f3af97 L |
16331 | }; |
16332 | ||
16333 | static void | |
16334 | VCMP_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) | |
16335 | { | |
16336 | unsigned int cmp_type; | |
16337 | ||
16338 | FETCH_DATA (the_info, codep + 1); | |
16339 | cmp_type = *codep++ & 0xff; | |
16340 | if (cmp_type < ARRAY_SIZE (vex_cmp_op)) | |
16341 | { | |
16342 | char suffix [3]; | |
ea397f5b | 16343 | char *p = mnemonicendp - 2; |
c0f3af97 L |
16344 | suffix[0] = p[0]; |
16345 | suffix[1] = p[1]; | |
16346 | suffix[2] = '\0'; | |
ea397f5b L |
16347 | sprintf (p, "%s%s", vex_cmp_op[cmp_type].name, suffix); |
16348 | mnemonicendp += vex_cmp_op[cmp_type].len; | |
c0f3af97 L |
16349 | } |
16350 | else | |
16351 | { | |
16352 | /* We have a reserved extension byte. Output it directly. */ | |
16353 | scratchbuf[0] = '$'; | |
16354 | print_operand_value (scratchbuf + 1, 1, cmp_type); | |
9ce09ba2 | 16355 | oappend_maybe_intel (scratchbuf); |
c0f3af97 L |
16356 | scratchbuf[0] = '\0'; |
16357 | } | |
16358 | } | |
16359 | ||
43234a1e L |
16360 | static void |
16361 | VPCMP_Fixup (int bytemode ATTRIBUTE_UNUSED, | |
16362 | int sizeflag ATTRIBUTE_UNUSED) | |
16363 | { | |
16364 | unsigned int cmp_type; | |
16365 | ||
16366 | if (!vex.evex) | |
16367 | abort (); | |
16368 | ||
16369 | FETCH_DATA (the_info, codep + 1); | |
16370 | cmp_type = *codep++ & 0xff; | |
16371 | /* There are aliases for immediates 0, 1, 2, 4, 5, 6. | |
16372 | If it's the case, print suffix, otherwise - print the immediate. */ | |
16373 | if (cmp_type < ARRAY_SIZE (simd_cmp_op) | |
16374 | && cmp_type != 3 | |
16375 | && cmp_type != 7) | |
16376 | { | |
16377 | char suffix [3]; | |
16378 | char *p = mnemonicendp - 2; | |
16379 | ||
16380 | /* vpcmp* can have both one- and two-lettered suffix. */ | |
16381 | if (p[0] == 'p') | |
16382 | { | |
16383 | p++; | |
16384 | suffix[0] = p[0]; | |
16385 | suffix[1] = '\0'; | |
16386 | } | |
16387 | else | |
16388 | { | |
16389 | suffix[0] = p[0]; | |
16390 | suffix[1] = p[1]; | |
16391 | suffix[2] = '\0'; | |
16392 | } | |
16393 | ||
16394 | sprintf (p, "%s%s", simd_cmp_op[cmp_type].name, suffix); | |
16395 | mnemonicendp += simd_cmp_op[cmp_type].len; | |
16396 | } | |
be92cb14 JB |
16397 | else |
16398 | { | |
16399 | /* We have a reserved extension byte. Output it directly. */ | |
16400 | scratchbuf[0] = '$'; | |
16401 | print_operand_value (scratchbuf + 1, 1, cmp_type); | |
16402 | oappend_maybe_intel (scratchbuf); | |
16403 | scratchbuf[0] = '\0'; | |
16404 | } | |
16405 | } | |
16406 | ||
16407 | static const struct op xop_cmp_op[] = | |
16408 | { | |
16409 | { STRING_COMMA_LEN ("lt") }, | |
16410 | { STRING_COMMA_LEN ("le") }, | |
16411 | { STRING_COMMA_LEN ("gt") }, | |
16412 | { STRING_COMMA_LEN ("ge") }, | |
16413 | { STRING_COMMA_LEN ("eq") }, | |
16414 | { STRING_COMMA_LEN ("neq") }, | |
16415 | { STRING_COMMA_LEN ("false") }, | |
16416 | { STRING_COMMA_LEN ("true") } | |
16417 | }; | |
16418 | ||
16419 | static void | |
16420 | VPCOM_Fixup (int bytemode ATTRIBUTE_UNUSED, | |
16421 | int sizeflag ATTRIBUTE_UNUSED) | |
16422 | { | |
16423 | unsigned int cmp_type; | |
16424 | ||
16425 | FETCH_DATA (the_info, codep + 1); | |
16426 | cmp_type = *codep++ & 0xff; | |
16427 | if (cmp_type < ARRAY_SIZE (xop_cmp_op)) | |
16428 | { | |
16429 | char suffix[3]; | |
16430 | char *p = mnemonicendp - 2; | |
16431 | ||
16432 | /* vpcom* can have both one- and two-lettered suffix. */ | |
16433 | if (p[0] == 'm') | |
16434 | { | |
16435 | p++; | |
16436 | suffix[0] = p[0]; | |
16437 | suffix[1] = '\0'; | |
16438 | } | |
16439 | else | |
16440 | { | |
16441 | suffix[0] = p[0]; | |
16442 | suffix[1] = p[1]; | |
16443 | suffix[2] = '\0'; | |
16444 | } | |
16445 | ||
16446 | sprintf (p, "%s%s", xop_cmp_op[cmp_type].name, suffix); | |
16447 | mnemonicendp += xop_cmp_op[cmp_type].len; | |
16448 | } | |
43234a1e L |
16449 | else |
16450 | { | |
16451 | /* We have a reserved extension byte. Output it directly. */ | |
16452 | scratchbuf[0] = '$'; | |
16453 | print_operand_value (scratchbuf + 1, 1, cmp_type); | |
9ce09ba2 | 16454 | oappend_maybe_intel (scratchbuf); |
43234a1e L |
16455 | scratchbuf[0] = '\0'; |
16456 | } | |
16457 | } | |
16458 | ||
ea397f5b L |
16459 | static const struct op pclmul_op[] = |
16460 | { | |
16461 | { STRING_COMMA_LEN ("lql") }, | |
16462 | { STRING_COMMA_LEN ("hql") }, | |
16463 | { STRING_COMMA_LEN ("lqh") }, | |
16464 | { STRING_COMMA_LEN ("hqh") } | |
c0f3af97 L |
16465 | }; |
16466 | ||
16467 | static void | |
16468 | PCLMUL_Fixup (int bytemode ATTRIBUTE_UNUSED, | |
16469 | int sizeflag ATTRIBUTE_UNUSED) | |
16470 | { | |
16471 | unsigned int pclmul_type; | |
16472 | ||
16473 | FETCH_DATA (the_info, codep + 1); | |
16474 | pclmul_type = *codep++ & 0xff; | |
16475 | switch (pclmul_type) | |
16476 | { | |
16477 | case 0x10: | |
16478 | pclmul_type = 2; | |
16479 | break; | |
16480 | case 0x11: | |
16481 | pclmul_type = 3; | |
16482 | break; | |
16483 | default: | |
16484 | break; | |
7bb15c6f | 16485 | } |
c0f3af97 L |
16486 | if (pclmul_type < ARRAY_SIZE (pclmul_op)) |
16487 | { | |
16488 | char suffix [4]; | |
ea397f5b | 16489 | char *p = mnemonicendp - 3; |
c0f3af97 L |
16490 | suffix[0] = p[0]; |
16491 | suffix[1] = p[1]; | |
16492 | suffix[2] = p[2]; | |
16493 | suffix[3] = '\0'; | |
ea397f5b L |
16494 | sprintf (p, "%s%s", pclmul_op[pclmul_type].name, suffix); |
16495 | mnemonicendp += pclmul_op[pclmul_type].len; | |
c0f3af97 L |
16496 | } |
16497 | else | |
16498 | { | |
16499 | /* We have a reserved extension byte. Output it directly. */ | |
16500 | scratchbuf[0] = '$'; | |
16501 | print_operand_value (scratchbuf + 1, 1, pclmul_type); | |
9ce09ba2 | 16502 | oappend_maybe_intel (scratchbuf); |
c0f3af97 L |
16503 | scratchbuf[0] = '\0'; |
16504 | } | |
16505 | } | |
16506 | ||
f1f8f695 L |
16507 | static void |
16508 | MOVBE_Fixup (int bytemode, int sizeflag) | |
16509 | { | |
16510 | /* Add proper suffix to "movbe". */ | |
ea397f5b | 16511 | char *p = mnemonicendp; |
f1f8f695 L |
16512 | |
16513 | switch (bytemode) | |
16514 | { | |
16515 | case v_mode: | |
16516 | if (intel_syntax) | |
ea397f5b | 16517 | goto skip; |
f1f8f695 L |
16518 | |
16519 | USED_REX (REX_W); | |
16520 | if (sizeflag & SUFFIX_ALWAYS) | |
16521 | { | |
16522 | if (rex & REX_W) | |
16523 | *p++ = 'q'; | |
f1f8f695 | 16524 | else |
f16cd0d5 L |
16525 | { |
16526 | if (sizeflag & DFLAG) | |
16527 | *p++ = 'l'; | |
16528 | else | |
16529 | *p++ = 'w'; | |
16530 | used_prefixes |= (prefixes & PREFIX_DATA); | |
16531 | } | |
f1f8f695 | 16532 | } |
f1f8f695 L |
16533 | break; |
16534 | default: | |
16535 | oappend (INTERNAL_DISASSEMBLER_ERROR); | |
16536 | break; | |
16537 | } | |
ea397f5b | 16538 | mnemonicendp = p; |
f1f8f695 L |
16539 | *p = '\0'; |
16540 | ||
dc1e8a47 | 16541 | skip: |
f1f8f695 L |
16542 | OP_M (bytemode, sizeflag); |
16543 | } | |
f88c9eb0 | 16544 | |
bc31405e L |
16545 | static void |
16546 | MOVSXD_Fixup (int bytemode, int sizeflag) | |
16547 | { | |
16548 | /* Add proper suffix to "movsxd". */ | |
16549 | char *p = mnemonicendp; | |
16550 | ||
16551 | switch (bytemode) | |
16552 | { | |
16553 | case movsxd_mode: | |
16554 | if (intel_syntax) | |
16555 | { | |
16556 | *p++ = 'x'; | |
16557 | *p++ = 'd'; | |
16558 | goto skip; | |
16559 | } | |
16560 | ||
16561 | USED_REX (REX_W); | |
16562 | if (rex & REX_W) | |
16563 | { | |
16564 | *p++ = 'l'; | |
16565 | *p++ = 'q'; | |
16566 | } | |
16567 | else | |
16568 | { | |
16569 | *p++ = 'x'; | |
16570 | *p++ = 'd'; | |
16571 | } | |
16572 | break; | |
16573 | default: | |
16574 | oappend (INTERNAL_DISASSEMBLER_ERROR); | |
16575 | break; | |
16576 | } | |
16577 | ||
dc1e8a47 | 16578 | skip: |
bc31405e L |
16579 | mnemonicendp = p; |
16580 | *p = '\0'; | |
16581 | OP_E (bytemode, sizeflag); | |
16582 | } | |
16583 | ||
f88c9eb0 SP |
16584 | static void |
16585 | OP_LWPCB_E (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) | |
16586 | { | |
16587 | int reg; | |
16588 | const char **names; | |
16589 | ||
16590 | /* Skip mod/rm byte. */ | |
16591 | MODRM_CHECK; | |
16592 | codep++; | |
16593 | ||
390a6789 | 16594 | if (rex & REX_W) |
f88c9eb0 | 16595 | names = names64; |
f88c9eb0 | 16596 | else |
ce7d077e | 16597 | names = names32; |
f88c9eb0 SP |
16598 | |
16599 | reg = modrm.rm; | |
16600 | USED_REX (REX_B); | |
16601 | if (rex & REX_B) | |
16602 | reg += 8; | |
16603 | ||
16604 | oappend (names[reg]); | |
16605 | } | |
16606 | ||
16607 | static void | |
16608 | OP_LWP_E (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) | |
16609 | { | |
16610 | const char **names; | |
5f847646 | 16611 | unsigned int reg = vex.register_specifier; |
63c6fc6c | 16612 | vex.register_specifier = 0; |
f88c9eb0 | 16613 | |
390a6789 | 16614 | if (rex & REX_W) |
f88c9eb0 | 16615 | names = names64; |
f88c9eb0 | 16616 | else |
ce7d077e | 16617 | names = names32; |
f88c9eb0 | 16618 | |
5f847646 JB |
16619 | if (address_mode != mode_64bit) |
16620 | reg &= 7; | |
16621 | oappend (names[reg]); | |
f88c9eb0 | 16622 | } |
43234a1e L |
16623 | |
16624 | static void | |
16625 | OP_Mask (int bytemode, int sizeflag ATTRIBUTE_UNUSED) | |
16626 | { | |
16627 | if (!vex.evex | |
1ba585e8 | 16628 | || (bytemode != mask_mode && bytemode != mask_bd_mode)) |
43234a1e L |
16629 | abort (); |
16630 | ||
16631 | USED_REX (REX_R); | |
16632 | if ((rex & REX_R) != 0 || !vex.r) | |
16633 | { | |
16634 | BadOp (); | |
16635 | return; | |
16636 | } | |
16637 | ||
16638 | oappend (names_mask [modrm.reg]); | |
16639 | } | |
16640 | ||
16641 | static void | |
16642 | OP_Rounding (int bytemode, int sizeflag ATTRIBUTE_UNUSED) | |
16643 | { | |
16644 | if (!vex.evex | |
16645 | || (bytemode != evex_rounding_mode | |
70df6fc9 | 16646 | && bytemode != evex_rounding_64_mode |
43234a1e L |
16647 | && bytemode != evex_sae_mode)) |
16648 | abort (); | |
16649 | if (modrm.mod == 3 && vex.b) | |
16650 | switch (bytemode) | |
16651 | { | |
70df6fc9 L |
16652 | case evex_rounding_64_mode: |
16653 | if (address_mode != mode_64bit) | |
16654 | { | |
16655 | oappend ("(bad)"); | |
16656 | break; | |
16657 | } | |
16658 | /* Fall through. */ | |
43234a1e L |
16659 | case evex_rounding_mode: |
16660 | oappend (names_rounding[vex.ll]); | |
16661 | break; | |
16662 | case evex_sae_mode: | |
16663 | oappend ("{sae}"); | |
16664 | break; | |
16665 | default: | |
16666 | break; | |
16667 | } | |
16668 | } |