Merge tag 'for_3.16/samsung-clk-fixes' of git://git.kernel.org/pub/scm/linux/kernel...
[deliverable/linux.git] / drivers / ata / pata_platform.c
CommitLineData
a20c9e82
PM
1/*
2 * Generic platform device PATA driver
3 *
f7fc0ceb 4 * Copyright (C) 2006 - 2007 Paul Mundt
a20c9e82
PM
5 *
6 * Based on pata_pcmcia:
7 *
ab771630 8 * Copyright 2005-2006 Red Hat Inc, all rights reserved.
a20c9e82
PM
9 *
10 * This file is subject to the terms and conditions of the GNU General Public
11 * License. See the file "COPYING" in the main directory of this archive
12 * for more details.
13 */
14#include <linux/kernel.h>
15#include <linux/module.h>
a20c9e82
PM
16#include <linux/blkdev.h>
17#include <scsi/scsi_host.h>
18#include <linux/ata.h>
19#include <linux/libata.h>
20#include <linux/platform_device.h>
0a87e3e9 21#include <linux/ata_platform.h>
a20c9e82
PM
22
23#define DRV_NAME "pata_platform"
f7fc0ceb 24#define DRV_VERSION "1.2"
a20c9e82
PM
25
26static int pio_mask = 1;
27
28/*
29 * Provide our own set_mode() as we don't want to change anything that has
30 * already been configured..
31 */
0260731f 32static int pata_platform_set_mode(struct ata_link *link, struct ata_device **unused)
a20c9e82 33{
f58229f8 34 struct ata_device *dev;
a20c9e82 35
1eca4365
TH
36 ata_for_each_dev(dev, link, ENABLED) {
37 /* We don't really care */
38 dev->pio_mode = dev->xfer_mode = XFER_PIO_0;
39 dev->xfer_shift = ATA_SHIFT_PIO;
40 dev->flags |= ATA_DFLAG_PIO;
a9a79dfe 41 ata_dev_info(dev, "configured for PIO\n");
a20c9e82 42 }
161c888b 43 return 0;
a20c9e82
PM
44}
45
a20c9e82 46static struct scsi_host_template pata_platform_sht = {
68d1d07b 47 ATA_PIO_SHT(DRV_NAME),
a20c9e82
PM
48};
49
50static struct ata_port_operations pata_platform_port_ops = {
029cfd6b 51 .inherits = &ata_sff_port_ops,
5682ed33 52 .sff_data_xfer = ata_sff_data_xfer_noirq,
029cfd6b
TH
53 .cable_detect = ata_cable_unknown,
54 .set_mode = pata_platform_set_mode,
a20c9e82
PM
55};
56
57static void pata_platform_setup_port(struct ata_ioports *ioaddr,
cf03613e 58 unsigned int shift)
a20c9e82 59{
a20c9e82 60 /* Fixup the port shift for platforms that need it */
a20c9e82
PM
61 ioaddr->data_addr = ioaddr->cmd_addr + (ATA_REG_DATA << shift);
62 ioaddr->error_addr = ioaddr->cmd_addr + (ATA_REG_ERR << shift);
63 ioaddr->feature_addr = ioaddr->cmd_addr + (ATA_REG_FEATURE << shift);
64 ioaddr->nsect_addr = ioaddr->cmd_addr + (ATA_REG_NSECT << shift);
65 ioaddr->lbal_addr = ioaddr->cmd_addr + (ATA_REG_LBAL << shift);
66 ioaddr->lbam_addr = ioaddr->cmd_addr + (ATA_REG_LBAM << shift);
67 ioaddr->lbah_addr = ioaddr->cmd_addr + (ATA_REG_LBAH << shift);
68 ioaddr->device_addr = ioaddr->cmd_addr + (ATA_REG_DEVICE << shift);
69 ioaddr->status_addr = ioaddr->cmd_addr + (ATA_REG_STATUS << shift);
70 ioaddr->command_addr = ioaddr->cmd_addr + (ATA_REG_CMD << shift);
71}
72
73/**
cf03613e
AV
74 * __pata_platform_probe - attach a platform interface
75 * @dev: device
76 * @io_res: Resource representing I/O base
77 * @ctl_res: Resource representing CTL base
78 * @irq_res: Resource representing IRQ and its flags
79 * @ioport_shift: I/O port shift
80 * @__pio_mask: PIO mask
a20c9e82
PM
81 *
82 * Register a platform bus IDE interface. Such interfaces are PIO and we
83 * assume do not support IRQ sharing.
84 *
f7fc0ceb 85 * Platform devices are expected to contain at least 2 resources per port:
a20c9e82
PM
86 *
87 * - I/O Base (IORESOURCE_IO or IORESOURCE_MEM)
88 * - CTL Base (IORESOURCE_IO or IORESOURCE_MEM)
f7fc0ceb
PM
89 *
90 * and optionally:
91 *
a20c9e82
PM
92 * - IRQ (IORESOURCE_IRQ)
93 *
94 * If the base resources are both mem types, the ioremap() is handled
95 * here. For IORESOURCE_IO, it's assumed that there's no remapping
96 * necessary.
f7fc0ceb
PM
97 *
98 * If no IRQ resource is present, PIO polling mode is used instead.
a20c9e82 99 */
0ec24914
GKH
100int __pata_platform_probe(struct device *dev, struct resource *io_res,
101 struct resource *ctl_res, struct resource *irq_res,
102 unsigned int ioport_shift, int __pio_mask)
a20c9e82 103{
5d728824
TH
104 struct ata_host *host;
105 struct ata_port *ap;
a20c9e82 106 unsigned int mmio;
cf03613e
AV
107 int irq = 0;
108 int irq_flags = 0;
a20c9e82
PM
109
110 /*
111 * Check for MMIO
112 */
113 mmio = (( io_res->flags == IORESOURCE_MEM) &&
114 (ctl_res->flags == IORESOURCE_MEM));
115
f7fc0ceb
PM
116 /*
117 * And the IRQ
118 */
cf03613e
AV
119 if (irq_res && irq_res->start > 0) {
120 irq = irq_res->start;
121 irq_flags = irq_res->flags;
122 }
f7fc0ceb 123
a20c9e82
PM
124 /*
125 * Now that that's out of the way, wire up the port..
126 */
cf03613e 127 host = ata_host_alloc(dev, 1);
5d728824
TH
128 if (!host)
129 return -ENOMEM;
130 ap = host->ports[0];
131
132 ap->ops = &pata_platform_port_ops;
cf03613e 133 ap->pio_mask = __pio_mask;
5d728824 134 ap->flags |= ATA_FLAG_SLAVE_POSS;
a20c9e82 135
f7fc0ceb
PM
136 /*
137 * Use polling mode if there's no IRQ
138 */
139 if (!irq) {
140 ap->flags |= ATA_FLAG_PIO_POLLING;
141 ata_port_desc(ap, "no IRQ, using PIO polling");
142 }
143
a20c9e82
PM
144 /*
145 * Handle the MMIO case
146 */
147 if (mmio) {
cf03613e 148 ap->ioaddr.cmd_addr = devm_ioremap(dev, io_res->start,
041b5eac 149 resource_size(io_res));
cf03613e 150 ap->ioaddr.ctl_addr = devm_ioremap(dev, ctl_res->start,
041b5eac 151 resource_size(ctl_res));
a20c9e82 152 } else {
cf03613e 153 ap->ioaddr.cmd_addr = devm_ioport_map(dev, io_res->start,
041b5eac 154 resource_size(io_res));
cf03613e 155 ap->ioaddr.ctl_addr = devm_ioport_map(dev, ctl_res->start,
041b5eac 156 resource_size(ctl_res));
0d5ff566 157 }
5d728824 158 if (!ap->ioaddr.cmd_addr || !ap->ioaddr.ctl_addr) {
cf03613e 159 dev_err(dev, "failed to map IO/CTL base\n");
0d5ff566 160 return -ENOMEM;
a20c9e82
PM
161 }
162
5d728824 163 ap->ioaddr.altstatus_addr = ap->ioaddr.ctl_addr;
a20c9e82 164
cf03613e 165 pata_platform_setup_port(&ap->ioaddr, ioport_shift);
a20c9e82 166
cbcdd875
TH
167 ata_port_desc(ap, "%s cmd 0x%llx ctl 0x%llx", mmio ? "mmio" : "ioport",
168 (unsigned long long)io_res->start,
169 (unsigned long long)ctl_res->start);
170
5d728824 171 /* activate */
9363c382 172 return ata_host_activate(host, irq, irq ? ata_sff_interrupt : NULL,
cf03613e 173 irq_flags, &pata_platform_sht);
a20c9e82 174}
cf03613e 175EXPORT_SYMBOL_GPL(__pata_platform_probe);
a20c9e82 176
0ec24914 177static int pata_platform_probe(struct platform_device *pdev)
cf03613e
AV
178{
179 struct resource *io_res;
180 struct resource *ctl_res;
181 struct resource *irq_res;
61b8c345 182 struct pata_platform_info *pp_info = dev_get_platdata(&pdev->dev);
cf03613e
AV
183
184 /*
185 * Simple resource validation ..
186 */
187 if ((pdev->num_resources != 3) && (pdev->num_resources != 2)) {
188 dev_err(&pdev->dev, "invalid number of resources\n");
189 return -EINVAL;
190 }
191
192 /*
193 * Get the I/O base first
194 */
195 io_res = platform_get_resource(pdev, IORESOURCE_IO, 0);
196 if (io_res == NULL) {
197 io_res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
198 if (unlikely(io_res == NULL))
199 return -EINVAL;
200 }
201
202 /*
203 * Then the CTL base
204 */
205 ctl_res = platform_get_resource(pdev, IORESOURCE_IO, 1);
206 if (ctl_res == NULL) {
207 ctl_res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
208 if (unlikely(ctl_res == NULL))
209 return -EINVAL;
210 }
211
212 /*
213 * And the IRQ
214 */
215 irq_res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
216 if (irq_res)
217 irq_res->flags = pp_info ? pp_info->irq_flags : 0;
218
219 return __pata_platform_probe(&pdev->dev, io_res, ctl_res, irq_res,
220 pp_info ? pp_info->ioport_shift : 0,
221 pio_mask);
222}
223
a20c9e82
PM
224static struct platform_driver pata_platform_driver = {
225 .probe = pata_platform_probe,
ccd1196a 226 .remove = ata_platform_remove_one,
a20c9e82
PM
227 .driver = {
228 .name = DRV_NAME,
229 .owner = THIS_MODULE,
230 },
231};
232
99c8ea3e 233module_platform_driver(pata_platform_driver);
a20c9e82
PM
234
235module_param(pio_mask, int, 0);
236
237MODULE_AUTHOR("Paul Mundt");
238MODULE_DESCRIPTION("low-level driver for platform device ATA");
239MODULE_LICENSE("GPL");
240MODULE_VERSION(DRV_VERSION);
458622fc 241MODULE_ALIAS("platform:" DRV_NAME);
This page took 0.599675 seconds and 5 git commands to generate.