Commit | Line | Data |
---|---|---|
0d6aa60b | 1 | /* i915_irq.c -- IRQ support for the I915 -*- linux-c -*- |
1da177e4 | 2 | */ |
0d6aa60b | 3 | /* |
1da177e4 LT |
4 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
5 | * All Rights Reserved. | |
bc54fd1a DA |
6 | * |
7 | * Permission is hereby granted, free of charge, to any person obtaining a | |
8 | * copy of this software and associated documentation files (the | |
9 | * "Software"), to deal in the Software without restriction, including | |
10 | * without limitation the rights to use, copy, modify, merge, publish, | |
11 | * distribute, sub license, and/or sell copies of the Software, and to | |
12 | * permit persons to whom the Software is furnished to do so, subject to | |
13 | * the following conditions: | |
14 | * | |
15 | * The above copyright notice and this permission notice (including the | |
16 | * next paragraph) shall be included in all copies or substantial portions | |
17 | * of the Software. | |
18 | * | |
19 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
20 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
21 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
22 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
23 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
24 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
25 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
26 | * | |
0d6aa60b | 27 | */ |
1da177e4 | 28 | |
a70491cc JP |
29 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt |
30 | ||
63eeaf38 | 31 | #include <linux/sysrq.h> |
5a0e3ad6 | 32 | #include <linux/slab.h> |
b2c88f5b | 33 | #include <linux/circ_buf.h> |
760285e7 DH |
34 | #include <drm/drmP.h> |
35 | #include <drm/i915_drm.h> | |
1da177e4 | 36 | #include "i915_drv.h" |
1c5d22f7 | 37 | #include "i915_trace.h" |
79e53945 | 38 | #include "intel_drv.h" |
1da177e4 | 39 | |
fca52a55 DV |
40 | /** |
41 | * DOC: interrupt handling | |
42 | * | |
43 | * These functions provide the basic support for enabling and disabling the | |
44 | * interrupt handling support. There's a lot more functionality in i915_irq.c | |
45 | * and related files, but that will be described in separate chapters. | |
46 | */ | |
47 | ||
7c7e10db | 48 | static const u32 hpd_ibx[HPD_NUM_PINS] = { |
e5868a31 EE |
49 | [HPD_CRT] = SDE_CRT_HOTPLUG, |
50 | [HPD_SDVO_B] = SDE_SDVOB_HOTPLUG, | |
51 | [HPD_PORT_B] = SDE_PORTB_HOTPLUG, | |
52 | [HPD_PORT_C] = SDE_PORTC_HOTPLUG, | |
53 | [HPD_PORT_D] = SDE_PORTD_HOTPLUG | |
54 | }; | |
55 | ||
7c7e10db | 56 | static const u32 hpd_cpt[HPD_NUM_PINS] = { |
e5868a31 | 57 | [HPD_CRT] = SDE_CRT_HOTPLUG_CPT, |
73c352a2 | 58 | [HPD_SDVO_B] = SDE_SDVOB_HOTPLUG_CPT, |
e5868a31 EE |
59 | [HPD_PORT_B] = SDE_PORTB_HOTPLUG_CPT, |
60 | [HPD_PORT_C] = SDE_PORTC_HOTPLUG_CPT, | |
61 | [HPD_PORT_D] = SDE_PORTD_HOTPLUG_CPT | |
62 | }; | |
63 | ||
7c7e10db | 64 | static const u32 hpd_mask_i915[HPD_NUM_PINS] = { |
e5868a31 EE |
65 | [HPD_CRT] = CRT_HOTPLUG_INT_EN, |
66 | [HPD_SDVO_B] = SDVOB_HOTPLUG_INT_EN, | |
67 | [HPD_SDVO_C] = SDVOC_HOTPLUG_INT_EN, | |
68 | [HPD_PORT_B] = PORTB_HOTPLUG_INT_EN, | |
69 | [HPD_PORT_C] = PORTC_HOTPLUG_INT_EN, | |
70 | [HPD_PORT_D] = PORTD_HOTPLUG_INT_EN | |
71 | }; | |
72 | ||
7c7e10db | 73 | static const u32 hpd_status_g4x[HPD_NUM_PINS] = { |
e5868a31 EE |
74 | [HPD_CRT] = CRT_HOTPLUG_INT_STATUS, |
75 | [HPD_SDVO_B] = SDVOB_HOTPLUG_INT_STATUS_G4X, | |
76 | [HPD_SDVO_C] = SDVOC_HOTPLUG_INT_STATUS_G4X, | |
77 | [HPD_PORT_B] = PORTB_HOTPLUG_INT_STATUS, | |
78 | [HPD_PORT_C] = PORTC_HOTPLUG_INT_STATUS, | |
79 | [HPD_PORT_D] = PORTD_HOTPLUG_INT_STATUS | |
80 | }; | |
81 | ||
7c7e10db | 82 | static const u32 hpd_status_i915[HPD_NUM_PINS] = { /* i915 and valleyview are the same */ |
e5868a31 EE |
83 | [HPD_CRT] = CRT_HOTPLUG_INT_STATUS, |
84 | [HPD_SDVO_B] = SDVOB_HOTPLUG_INT_STATUS_I915, | |
85 | [HPD_SDVO_C] = SDVOC_HOTPLUG_INT_STATUS_I915, | |
86 | [HPD_PORT_B] = PORTB_HOTPLUG_INT_STATUS, | |
87 | [HPD_PORT_C] = PORTC_HOTPLUG_INT_STATUS, | |
88 | [HPD_PORT_D] = PORTD_HOTPLUG_INT_STATUS | |
89 | }; | |
90 | ||
5c502442 | 91 | /* IIR can theoretically queue up two events. Be paranoid. */ |
f86f3fb0 | 92 | #define GEN8_IRQ_RESET_NDX(type, which) do { \ |
5c502442 PZ |
93 | I915_WRITE(GEN8_##type##_IMR(which), 0xffffffff); \ |
94 | POSTING_READ(GEN8_##type##_IMR(which)); \ | |
95 | I915_WRITE(GEN8_##type##_IER(which), 0); \ | |
96 | I915_WRITE(GEN8_##type##_IIR(which), 0xffffffff); \ | |
97 | POSTING_READ(GEN8_##type##_IIR(which)); \ | |
98 | I915_WRITE(GEN8_##type##_IIR(which), 0xffffffff); \ | |
99 | POSTING_READ(GEN8_##type##_IIR(which)); \ | |
100 | } while (0) | |
101 | ||
f86f3fb0 | 102 | #define GEN5_IRQ_RESET(type) do { \ |
a9d356a6 | 103 | I915_WRITE(type##IMR, 0xffffffff); \ |
5c502442 | 104 | POSTING_READ(type##IMR); \ |
a9d356a6 | 105 | I915_WRITE(type##IER, 0); \ |
5c502442 PZ |
106 | I915_WRITE(type##IIR, 0xffffffff); \ |
107 | POSTING_READ(type##IIR); \ | |
108 | I915_WRITE(type##IIR, 0xffffffff); \ | |
109 | POSTING_READ(type##IIR); \ | |
a9d356a6 PZ |
110 | } while (0) |
111 | ||
337ba017 PZ |
112 | /* |
113 | * We should clear IMR at preinstall/uninstall, and just check at postinstall. | |
114 | */ | |
115 | #define GEN5_ASSERT_IIR_IS_ZERO(reg) do { \ | |
116 | u32 val = I915_READ(reg); \ | |
117 | if (val) { \ | |
118 | WARN(1, "Interrupt register 0x%x is not zero: 0x%08x\n", \ | |
119 | (reg), val); \ | |
120 | I915_WRITE((reg), 0xffffffff); \ | |
121 | POSTING_READ(reg); \ | |
122 | I915_WRITE((reg), 0xffffffff); \ | |
123 | POSTING_READ(reg); \ | |
124 | } \ | |
125 | } while (0) | |
126 | ||
35079899 | 127 | #define GEN8_IRQ_INIT_NDX(type, which, imr_val, ier_val) do { \ |
337ba017 | 128 | GEN5_ASSERT_IIR_IS_ZERO(GEN8_##type##_IIR(which)); \ |
35079899 | 129 | I915_WRITE(GEN8_##type##_IER(which), (ier_val)); \ |
7d1bd539 VS |
130 | I915_WRITE(GEN8_##type##_IMR(which), (imr_val)); \ |
131 | POSTING_READ(GEN8_##type##_IMR(which)); \ | |
35079899 PZ |
132 | } while (0) |
133 | ||
134 | #define GEN5_IRQ_INIT(type, imr_val, ier_val) do { \ | |
337ba017 | 135 | GEN5_ASSERT_IIR_IS_ZERO(type##IIR); \ |
35079899 | 136 | I915_WRITE(type##IER, (ier_val)); \ |
7d1bd539 VS |
137 | I915_WRITE(type##IMR, (imr_val)); \ |
138 | POSTING_READ(type##IMR); \ | |
35079899 PZ |
139 | } while (0) |
140 | ||
c9a9a268 ID |
141 | static void gen6_rps_irq_handler(struct drm_i915_private *dev_priv, u32 pm_iir); |
142 | ||
036a4a7d | 143 | /* For display hotplug interrupt */ |
47339cd9 | 144 | void |
2d1013dd | 145 | ironlake_enable_display_irq(struct drm_i915_private *dev_priv, u32 mask) |
036a4a7d | 146 | { |
4bc9d430 DV |
147 | assert_spin_locked(&dev_priv->irq_lock); |
148 | ||
9df7575f | 149 | if (WARN_ON(!intel_irqs_enabled(dev_priv))) |
c67a470b | 150 | return; |
c67a470b | 151 | |
1ec14ad3 CW |
152 | if ((dev_priv->irq_mask & mask) != 0) { |
153 | dev_priv->irq_mask &= ~mask; | |
154 | I915_WRITE(DEIMR, dev_priv->irq_mask); | |
3143a2bf | 155 | POSTING_READ(DEIMR); |
036a4a7d ZW |
156 | } |
157 | } | |
158 | ||
47339cd9 | 159 | void |
2d1013dd | 160 | ironlake_disable_display_irq(struct drm_i915_private *dev_priv, u32 mask) |
036a4a7d | 161 | { |
4bc9d430 DV |
162 | assert_spin_locked(&dev_priv->irq_lock); |
163 | ||
06ffc778 | 164 | if (WARN_ON(!intel_irqs_enabled(dev_priv))) |
c67a470b | 165 | return; |
c67a470b | 166 | |
1ec14ad3 CW |
167 | if ((dev_priv->irq_mask & mask) != mask) { |
168 | dev_priv->irq_mask |= mask; | |
169 | I915_WRITE(DEIMR, dev_priv->irq_mask); | |
3143a2bf | 170 | POSTING_READ(DEIMR); |
036a4a7d ZW |
171 | } |
172 | } | |
173 | ||
43eaea13 PZ |
174 | /** |
175 | * ilk_update_gt_irq - update GTIMR | |
176 | * @dev_priv: driver private | |
177 | * @interrupt_mask: mask of interrupt bits to update | |
178 | * @enabled_irq_mask: mask of interrupt bits to enable | |
179 | */ | |
180 | static void ilk_update_gt_irq(struct drm_i915_private *dev_priv, | |
181 | uint32_t interrupt_mask, | |
182 | uint32_t enabled_irq_mask) | |
183 | { | |
184 | assert_spin_locked(&dev_priv->irq_lock); | |
185 | ||
15a17aae DV |
186 | WARN_ON(enabled_irq_mask & ~interrupt_mask); |
187 | ||
9df7575f | 188 | if (WARN_ON(!intel_irqs_enabled(dev_priv))) |
c67a470b | 189 | return; |
c67a470b | 190 | |
43eaea13 PZ |
191 | dev_priv->gt_irq_mask &= ~interrupt_mask; |
192 | dev_priv->gt_irq_mask |= (~enabled_irq_mask & interrupt_mask); | |
193 | I915_WRITE(GTIMR, dev_priv->gt_irq_mask); | |
194 | POSTING_READ(GTIMR); | |
195 | } | |
196 | ||
480c8033 | 197 | void gen5_enable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask) |
43eaea13 PZ |
198 | { |
199 | ilk_update_gt_irq(dev_priv, mask, mask); | |
200 | } | |
201 | ||
480c8033 | 202 | void gen5_disable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask) |
43eaea13 PZ |
203 | { |
204 | ilk_update_gt_irq(dev_priv, mask, 0); | |
205 | } | |
206 | ||
b900b949 ID |
207 | static u32 gen6_pm_iir(struct drm_i915_private *dev_priv) |
208 | { | |
209 | return INTEL_INFO(dev_priv)->gen >= 8 ? GEN8_GT_IIR(2) : GEN6_PMIIR; | |
210 | } | |
211 | ||
a72fbc3a ID |
212 | static u32 gen6_pm_imr(struct drm_i915_private *dev_priv) |
213 | { | |
214 | return INTEL_INFO(dev_priv)->gen >= 8 ? GEN8_GT_IMR(2) : GEN6_PMIMR; | |
215 | } | |
216 | ||
b900b949 ID |
217 | static u32 gen6_pm_ier(struct drm_i915_private *dev_priv) |
218 | { | |
219 | return INTEL_INFO(dev_priv)->gen >= 8 ? GEN8_GT_IER(2) : GEN6_PMIER; | |
220 | } | |
221 | ||
edbfdb45 PZ |
222 | /** |
223 | * snb_update_pm_irq - update GEN6_PMIMR | |
224 | * @dev_priv: driver private | |
225 | * @interrupt_mask: mask of interrupt bits to update | |
226 | * @enabled_irq_mask: mask of interrupt bits to enable | |
227 | */ | |
228 | static void snb_update_pm_irq(struct drm_i915_private *dev_priv, | |
229 | uint32_t interrupt_mask, | |
230 | uint32_t enabled_irq_mask) | |
231 | { | |
605cd25b | 232 | uint32_t new_val; |
edbfdb45 | 233 | |
15a17aae DV |
234 | WARN_ON(enabled_irq_mask & ~interrupt_mask); |
235 | ||
edbfdb45 PZ |
236 | assert_spin_locked(&dev_priv->irq_lock); |
237 | ||
605cd25b | 238 | new_val = dev_priv->pm_irq_mask; |
f52ecbcf PZ |
239 | new_val &= ~interrupt_mask; |
240 | new_val |= (~enabled_irq_mask & interrupt_mask); | |
241 | ||
605cd25b PZ |
242 | if (new_val != dev_priv->pm_irq_mask) { |
243 | dev_priv->pm_irq_mask = new_val; | |
a72fbc3a ID |
244 | I915_WRITE(gen6_pm_imr(dev_priv), dev_priv->pm_irq_mask); |
245 | POSTING_READ(gen6_pm_imr(dev_priv)); | |
f52ecbcf | 246 | } |
edbfdb45 PZ |
247 | } |
248 | ||
480c8033 | 249 | void gen6_enable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask) |
edbfdb45 | 250 | { |
9939fba2 ID |
251 | if (WARN_ON(!intel_irqs_enabled(dev_priv))) |
252 | return; | |
253 | ||
edbfdb45 PZ |
254 | snb_update_pm_irq(dev_priv, mask, mask); |
255 | } | |
256 | ||
9939fba2 ID |
257 | static void __gen6_disable_pm_irq(struct drm_i915_private *dev_priv, |
258 | uint32_t mask) | |
edbfdb45 PZ |
259 | { |
260 | snb_update_pm_irq(dev_priv, mask, 0); | |
261 | } | |
262 | ||
9939fba2 ID |
263 | void gen6_disable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask) |
264 | { | |
265 | if (WARN_ON(!intel_irqs_enabled(dev_priv))) | |
266 | return; | |
267 | ||
268 | __gen6_disable_pm_irq(dev_priv, mask); | |
269 | } | |
270 | ||
3cc134e3 ID |
271 | void gen6_reset_rps_interrupts(struct drm_device *dev) |
272 | { | |
273 | struct drm_i915_private *dev_priv = dev->dev_private; | |
274 | uint32_t reg = gen6_pm_iir(dev_priv); | |
275 | ||
276 | spin_lock_irq(&dev_priv->irq_lock); | |
277 | I915_WRITE(reg, dev_priv->pm_rps_events); | |
278 | I915_WRITE(reg, dev_priv->pm_rps_events); | |
279 | POSTING_READ(reg); | |
280 | spin_unlock_irq(&dev_priv->irq_lock); | |
281 | } | |
282 | ||
b900b949 ID |
283 | void gen6_enable_rps_interrupts(struct drm_device *dev) |
284 | { | |
285 | struct drm_i915_private *dev_priv = dev->dev_private; | |
286 | ||
287 | spin_lock_irq(&dev_priv->irq_lock); | |
78e68d36 | 288 | |
b900b949 | 289 | WARN_ON(dev_priv->rps.pm_iir); |
3cc134e3 | 290 | WARN_ON(I915_READ(gen6_pm_iir(dev_priv)) & dev_priv->pm_rps_events); |
d4d70aa5 | 291 | dev_priv->rps.interrupts_enabled = true; |
78e68d36 ID |
292 | I915_WRITE(gen6_pm_ier(dev_priv), I915_READ(gen6_pm_ier(dev_priv)) | |
293 | dev_priv->pm_rps_events); | |
b900b949 | 294 | gen6_enable_pm_irq(dev_priv, dev_priv->pm_rps_events); |
78e68d36 | 295 | |
b900b949 ID |
296 | spin_unlock_irq(&dev_priv->irq_lock); |
297 | } | |
298 | ||
59d02a1f ID |
299 | u32 gen6_sanitize_rps_pm_mask(struct drm_i915_private *dev_priv, u32 mask) |
300 | { | |
301 | /* | |
f24eeb19 | 302 | * SNB,IVB can while VLV,CHV may hard hang on looping batchbuffer |
59d02a1f | 303 | * if GEN6_PM_UP_EI_EXPIRED is masked. |
f24eeb19 ID |
304 | * |
305 | * TODO: verify if this can be reproduced on VLV,CHV. | |
59d02a1f ID |
306 | */ |
307 | if (INTEL_INFO(dev_priv)->gen <= 7 && !IS_HASWELL(dev_priv)) | |
308 | mask &= ~GEN6_PM_RP_UP_EI_EXPIRED; | |
309 | ||
310 | if (INTEL_INFO(dev_priv)->gen >= 8) | |
311 | mask &= ~GEN8_PMINTR_REDIRECT_TO_NON_DISP; | |
312 | ||
313 | return mask; | |
314 | } | |
315 | ||
b900b949 ID |
316 | void gen6_disable_rps_interrupts(struct drm_device *dev) |
317 | { | |
318 | struct drm_i915_private *dev_priv = dev->dev_private; | |
319 | ||
d4d70aa5 ID |
320 | spin_lock_irq(&dev_priv->irq_lock); |
321 | dev_priv->rps.interrupts_enabled = false; | |
322 | spin_unlock_irq(&dev_priv->irq_lock); | |
323 | ||
324 | cancel_work_sync(&dev_priv->rps.work); | |
325 | ||
9939fba2 ID |
326 | spin_lock_irq(&dev_priv->irq_lock); |
327 | ||
59d02a1f | 328 | I915_WRITE(GEN6_PMINTRMSK, gen6_sanitize_rps_pm_mask(dev_priv, ~0)); |
9939fba2 ID |
329 | |
330 | __gen6_disable_pm_irq(dev_priv, dev_priv->pm_rps_events); | |
b900b949 ID |
331 | I915_WRITE(gen6_pm_ier(dev_priv), I915_READ(gen6_pm_ier(dev_priv)) & |
332 | ~dev_priv->pm_rps_events); | |
9939fba2 ID |
333 | I915_WRITE(gen6_pm_iir(dev_priv), dev_priv->pm_rps_events); |
334 | I915_WRITE(gen6_pm_iir(dev_priv), dev_priv->pm_rps_events); | |
b900b949 | 335 | |
b900b949 | 336 | dev_priv->rps.pm_iir = 0; |
b900b949 | 337 | |
9939fba2 | 338 | spin_unlock_irq(&dev_priv->irq_lock); |
b900b949 ID |
339 | } |
340 | ||
fee884ed DV |
341 | /** |
342 | * ibx_display_interrupt_update - update SDEIMR | |
343 | * @dev_priv: driver private | |
344 | * @interrupt_mask: mask of interrupt bits to update | |
345 | * @enabled_irq_mask: mask of interrupt bits to enable | |
346 | */ | |
47339cd9 DV |
347 | void ibx_display_interrupt_update(struct drm_i915_private *dev_priv, |
348 | uint32_t interrupt_mask, | |
349 | uint32_t enabled_irq_mask) | |
fee884ed DV |
350 | { |
351 | uint32_t sdeimr = I915_READ(SDEIMR); | |
352 | sdeimr &= ~interrupt_mask; | |
353 | sdeimr |= (~enabled_irq_mask & interrupt_mask); | |
354 | ||
15a17aae DV |
355 | WARN_ON(enabled_irq_mask & ~interrupt_mask); |
356 | ||
fee884ed DV |
357 | assert_spin_locked(&dev_priv->irq_lock); |
358 | ||
9df7575f | 359 | if (WARN_ON(!intel_irqs_enabled(dev_priv))) |
c67a470b | 360 | return; |
c67a470b | 361 | |
fee884ed DV |
362 | I915_WRITE(SDEIMR, sdeimr); |
363 | POSTING_READ(SDEIMR); | |
364 | } | |
8664281b | 365 | |
b5ea642a | 366 | static void |
755e9019 ID |
367 | __i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, |
368 | u32 enable_mask, u32 status_mask) | |
7c463586 | 369 | { |
46c06a30 | 370 | u32 reg = PIPESTAT(pipe); |
755e9019 | 371 | u32 pipestat = I915_READ(reg) & PIPESTAT_INT_ENABLE_MASK; |
7c463586 | 372 | |
b79480ba | 373 | assert_spin_locked(&dev_priv->irq_lock); |
d518ce50 | 374 | WARN_ON(!intel_irqs_enabled(dev_priv)); |
b79480ba | 375 | |
04feced9 VS |
376 | if (WARN_ONCE(enable_mask & ~PIPESTAT_INT_ENABLE_MASK || |
377 | status_mask & ~PIPESTAT_INT_STATUS_MASK, | |
378 | "pipe %c: enable_mask=0x%x, status_mask=0x%x\n", | |
379 | pipe_name(pipe), enable_mask, status_mask)) | |
755e9019 ID |
380 | return; |
381 | ||
382 | if ((pipestat & enable_mask) == enable_mask) | |
46c06a30 VS |
383 | return; |
384 | ||
91d181dd ID |
385 | dev_priv->pipestat_irq_mask[pipe] |= status_mask; |
386 | ||
46c06a30 | 387 | /* Enable the interrupt, clear any pending status */ |
755e9019 | 388 | pipestat |= enable_mask | status_mask; |
46c06a30 VS |
389 | I915_WRITE(reg, pipestat); |
390 | POSTING_READ(reg); | |
7c463586 KP |
391 | } |
392 | ||
b5ea642a | 393 | static void |
755e9019 ID |
394 | __i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, |
395 | u32 enable_mask, u32 status_mask) | |
7c463586 | 396 | { |
46c06a30 | 397 | u32 reg = PIPESTAT(pipe); |
755e9019 | 398 | u32 pipestat = I915_READ(reg) & PIPESTAT_INT_ENABLE_MASK; |
7c463586 | 399 | |
b79480ba | 400 | assert_spin_locked(&dev_priv->irq_lock); |
d518ce50 | 401 | WARN_ON(!intel_irqs_enabled(dev_priv)); |
b79480ba | 402 | |
04feced9 VS |
403 | if (WARN_ONCE(enable_mask & ~PIPESTAT_INT_ENABLE_MASK || |
404 | status_mask & ~PIPESTAT_INT_STATUS_MASK, | |
405 | "pipe %c: enable_mask=0x%x, status_mask=0x%x\n", | |
406 | pipe_name(pipe), enable_mask, status_mask)) | |
46c06a30 VS |
407 | return; |
408 | ||
755e9019 ID |
409 | if ((pipestat & enable_mask) == 0) |
410 | return; | |
411 | ||
91d181dd ID |
412 | dev_priv->pipestat_irq_mask[pipe] &= ~status_mask; |
413 | ||
755e9019 | 414 | pipestat &= ~enable_mask; |
46c06a30 VS |
415 | I915_WRITE(reg, pipestat); |
416 | POSTING_READ(reg); | |
7c463586 KP |
417 | } |
418 | ||
10c59c51 ID |
419 | static u32 vlv_get_pipestat_enable_mask(struct drm_device *dev, u32 status_mask) |
420 | { | |
421 | u32 enable_mask = status_mask << 16; | |
422 | ||
423 | /* | |
724a6905 VS |
424 | * On pipe A we don't support the PSR interrupt yet, |
425 | * on pipe B and C the same bit MBZ. | |
10c59c51 ID |
426 | */ |
427 | if (WARN_ON_ONCE(status_mask & PIPE_A_PSR_STATUS_VLV)) | |
428 | return 0; | |
724a6905 VS |
429 | /* |
430 | * On pipe B and C we don't support the PSR interrupt yet, on pipe | |
431 | * A the same bit is for perf counters which we don't use either. | |
432 | */ | |
433 | if (WARN_ON_ONCE(status_mask & PIPE_B_PSR_STATUS_VLV)) | |
434 | return 0; | |
10c59c51 ID |
435 | |
436 | enable_mask &= ~(PIPE_FIFO_UNDERRUN_STATUS | | |
437 | SPRITE0_FLIP_DONE_INT_EN_VLV | | |
438 | SPRITE1_FLIP_DONE_INT_EN_VLV); | |
439 | if (status_mask & SPRITE0_FLIP_DONE_INT_STATUS_VLV) | |
440 | enable_mask |= SPRITE0_FLIP_DONE_INT_EN_VLV; | |
441 | if (status_mask & SPRITE1_FLIP_DONE_INT_STATUS_VLV) | |
442 | enable_mask |= SPRITE1_FLIP_DONE_INT_EN_VLV; | |
443 | ||
444 | return enable_mask; | |
445 | } | |
446 | ||
755e9019 ID |
447 | void |
448 | i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, | |
449 | u32 status_mask) | |
450 | { | |
451 | u32 enable_mask; | |
452 | ||
10c59c51 ID |
453 | if (IS_VALLEYVIEW(dev_priv->dev)) |
454 | enable_mask = vlv_get_pipestat_enable_mask(dev_priv->dev, | |
455 | status_mask); | |
456 | else | |
457 | enable_mask = status_mask << 16; | |
755e9019 ID |
458 | __i915_enable_pipestat(dev_priv, pipe, enable_mask, status_mask); |
459 | } | |
460 | ||
461 | void | |
462 | i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, | |
463 | u32 status_mask) | |
464 | { | |
465 | u32 enable_mask; | |
466 | ||
10c59c51 ID |
467 | if (IS_VALLEYVIEW(dev_priv->dev)) |
468 | enable_mask = vlv_get_pipestat_enable_mask(dev_priv->dev, | |
469 | status_mask); | |
470 | else | |
471 | enable_mask = status_mask << 16; | |
755e9019 ID |
472 | __i915_disable_pipestat(dev_priv, pipe, enable_mask, status_mask); |
473 | } | |
474 | ||
01c66889 | 475 | /** |
f49e38dd | 476 | * i915_enable_asle_pipestat - enable ASLE pipestat for OpRegion |
01c66889 | 477 | */ |
f49e38dd | 478 | static void i915_enable_asle_pipestat(struct drm_device *dev) |
01c66889 | 479 | { |
2d1013dd | 480 | struct drm_i915_private *dev_priv = dev->dev_private; |
1ec14ad3 | 481 | |
f49e38dd JN |
482 | if (!dev_priv->opregion.asle || !IS_MOBILE(dev)) |
483 | return; | |
484 | ||
13321786 | 485 | spin_lock_irq(&dev_priv->irq_lock); |
01c66889 | 486 | |
755e9019 | 487 | i915_enable_pipestat(dev_priv, PIPE_B, PIPE_LEGACY_BLC_EVENT_STATUS); |
f898780b | 488 | if (INTEL_INFO(dev)->gen >= 4) |
3b6c42e8 | 489 | i915_enable_pipestat(dev_priv, PIPE_A, |
755e9019 | 490 | PIPE_LEGACY_BLC_EVENT_STATUS); |
1ec14ad3 | 491 | |
13321786 | 492 | spin_unlock_irq(&dev_priv->irq_lock); |
01c66889 ZY |
493 | } |
494 | ||
f75f3746 VS |
495 | /* |
496 | * This timing diagram depicts the video signal in and | |
497 | * around the vertical blanking period. | |
498 | * | |
499 | * Assumptions about the fictitious mode used in this example: | |
500 | * vblank_start >= 3 | |
501 | * vsync_start = vblank_start + 1 | |
502 | * vsync_end = vblank_start + 2 | |
503 | * vtotal = vblank_start + 3 | |
504 | * | |
505 | * start of vblank: | |
506 | * latch double buffered registers | |
507 | * increment frame counter (ctg+) | |
508 | * generate start of vblank interrupt (gen4+) | |
509 | * | | |
510 | * | frame start: | |
511 | * | generate frame start interrupt (aka. vblank interrupt) (gmch) | |
512 | * | may be shifted forward 1-3 extra lines via PIPECONF | |
513 | * | | | |
514 | * | | start of vsync: | |
515 | * | | generate vsync interrupt | |
516 | * | | | | |
517 | * ___xxxx___ ___xxxx___ ___xxxx___ ___xxxx___ ___xxxx___ ___xxxx | |
518 | * . \hs/ . \hs/ \hs/ \hs/ . \hs/ | |
519 | * ----va---> <-----------------vb--------------------> <--------va------------- | |
520 | * | | <----vs-----> | | |
521 | * -vbs-----> <---vbs+1---> <---vbs+2---> <-----0-----> <-----1-----> <-----2--- (scanline counter gen2) | |
522 | * -vbs-2---> <---vbs-1---> <---vbs-----> <---vbs+1---> <---vbs+2---> <-----0--- (scanline counter gen3+) | |
523 | * -vbs-2---> <---vbs-2---> <---vbs-1---> <---vbs-----> <---vbs+1---> <---vbs+2- (scanline counter hsw+ hdmi) | |
524 | * | | | | |
525 | * last visible pixel first visible pixel | |
526 | * | increment frame counter (gen3/4) | |
527 | * pixel counter = vblank_start * htotal pixel counter = 0 (gen3/4) | |
528 | * | |
529 | * x = horizontal active | |
530 | * _ = horizontal blanking | |
531 | * hs = horizontal sync | |
532 | * va = vertical active | |
533 | * vb = vertical blanking | |
534 | * vs = vertical sync | |
535 | * vbs = vblank_start (number) | |
536 | * | |
537 | * Summary: | |
538 | * - most events happen at the start of horizontal sync | |
539 | * - frame start happens at the start of horizontal blank, 1-4 lines | |
540 | * (depending on PIPECONF settings) after the start of vblank | |
541 | * - gen3/4 pixel and frame counter are synchronized with the start | |
542 | * of horizontal active on the first line of vertical active | |
543 | */ | |
544 | ||
4cdb83ec VS |
545 | static u32 i8xx_get_vblank_counter(struct drm_device *dev, int pipe) |
546 | { | |
547 | /* Gen2 doesn't have a hardware frame counter */ | |
548 | return 0; | |
549 | } | |
550 | ||
42f52ef8 KP |
551 | /* Called from drm generic code, passed a 'crtc', which |
552 | * we use as a pipe index | |
553 | */ | |
f71d4af4 | 554 | static u32 i915_get_vblank_counter(struct drm_device *dev, int pipe) |
0a3e67a4 | 555 | { |
2d1013dd | 556 | struct drm_i915_private *dev_priv = dev->dev_private; |
0a3e67a4 JB |
557 | unsigned long high_frame; |
558 | unsigned long low_frame; | |
0b2a8e09 | 559 | u32 high1, high2, low, pixel, vbl_start, hsync_start, htotal; |
f3a5c3f6 DV |
560 | struct intel_crtc *intel_crtc = |
561 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); | |
562 | const struct drm_display_mode *mode = | |
563 | &intel_crtc->config->base.adjusted_mode; | |
0a3e67a4 | 564 | |
f3a5c3f6 DV |
565 | htotal = mode->crtc_htotal; |
566 | hsync_start = mode->crtc_hsync_start; | |
567 | vbl_start = mode->crtc_vblank_start; | |
568 | if (mode->flags & DRM_MODE_FLAG_INTERLACE) | |
569 | vbl_start = DIV_ROUND_UP(vbl_start, 2); | |
391f75e2 | 570 | |
0b2a8e09 VS |
571 | /* Convert to pixel count */ |
572 | vbl_start *= htotal; | |
573 | ||
574 | /* Start of vblank event occurs at start of hsync */ | |
575 | vbl_start -= htotal - hsync_start; | |
576 | ||
9db4a9c7 JB |
577 | high_frame = PIPEFRAME(pipe); |
578 | low_frame = PIPEFRAMEPIXEL(pipe); | |
5eddb70b | 579 | |
0a3e67a4 JB |
580 | /* |
581 | * High & low register fields aren't synchronized, so make sure | |
582 | * we get a low value that's stable across two reads of the high | |
583 | * register. | |
584 | */ | |
585 | do { | |
5eddb70b | 586 | high1 = I915_READ(high_frame) & PIPE_FRAME_HIGH_MASK; |
391f75e2 | 587 | low = I915_READ(low_frame); |
5eddb70b | 588 | high2 = I915_READ(high_frame) & PIPE_FRAME_HIGH_MASK; |
0a3e67a4 JB |
589 | } while (high1 != high2); |
590 | ||
5eddb70b | 591 | high1 >>= PIPE_FRAME_HIGH_SHIFT; |
391f75e2 | 592 | pixel = low & PIPE_PIXEL_MASK; |
5eddb70b | 593 | low >>= PIPE_FRAME_LOW_SHIFT; |
391f75e2 VS |
594 | |
595 | /* | |
596 | * The frame counter increments at beginning of active. | |
597 | * Cook up a vblank counter by also checking the pixel | |
598 | * counter against vblank start. | |
599 | */ | |
edc08d0a | 600 | return (((high1 << 8) | low) + (pixel >= vbl_start)) & 0xffffff; |
0a3e67a4 JB |
601 | } |
602 | ||
f71d4af4 | 603 | static u32 gm45_get_vblank_counter(struct drm_device *dev, int pipe) |
9880b7a5 | 604 | { |
2d1013dd | 605 | struct drm_i915_private *dev_priv = dev->dev_private; |
9db4a9c7 | 606 | int reg = PIPE_FRMCOUNT_GM45(pipe); |
9880b7a5 | 607 | |
9880b7a5 JB |
608 | return I915_READ(reg); |
609 | } | |
610 | ||
ad3543ed MK |
611 | /* raw reads, only for fast reads of display block, no need for forcewake etc. */ |
612 | #define __raw_i915_read32(dev_priv__, reg__) readl((dev_priv__)->regs + (reg__)) | |
ad3543ed | 613 | |
a225f079 VS |
614 | static int __intel_get_crtc_scanline(struct intel_crtc *crtc) |
615 | { | |
616 | struct drm_device *dev = crtc->base.dev; | |
617 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6e3c9717 | 618 | const struct drm_display_mode *mode = &crtc->config->base.adjusted_mode; |
a225f079 | 619 | enum pipe pipe = crtc->pipe; |
80715b2f | 620 | int position, vtotal; |
a225f079 | 621 | |
80715b2f | 622 | vtotal = mode->crtc_vtotal; |
a225f079 VS |
623 | if (mode->flags & DRM_MODE_FLAG_INTERLACE) |
624 | vtotal /= 2; | |
625 | ||
626 | if (IS_GEN2(dev)) | |
627 | position = __raw_i915_read32(dev_priv, PIPEDSL(pipe)) & DSL_LINEMASK_GEN2; | |
628 | else | |
629 | position = __raw_i915_read32(dev_priv, PIPEDSL(pipe)) & DSL_LINEMASK_GEN3; | |
630 | ||
631 | /* | |
80715b2f VS |
632 | * See update_scanline_offset() for the details on the |
633 | * scanline_offset adjustment. | |
a225f079 | 634 | */ |
80715b2f | 635 | return (position + crtc->scanline_offset) % vtotal; |
a225f079 VS |
636 | } |
637 | ||
f71d4af4 | 638 | static int i915_get_crtc_scanoutpos(struct drm_device *dev, int pipe, |
abca9e45 VS |
639 | unsigned int flags, int *vpos, int *hpos, |
640 | ktime_t *stime, ktime_t *etime) | |
0af7e4df | 641 | { |
c2baf4b7 VS |
642 | struct drm_i915_private *dev_priv = dev->dev_private; |
643 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
644 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6e3c9717 | 645 | const struct drm_display_mode *mode = &intel_crtc->config->base.adjusted_mode; |
3aa18df8 | 646 | int position; |
78e8fc6b | 647 | int vbl_start, vbl_end, hsync_start, htotal, vtotal; |
0af7e4df MK |
648 | bool in_vbl = true; |
649 | int ret = 0; | |
ad3543ed | 650 | unsigned long irqflags; |
0af7e4df | 651 | |
c2baf4b7 | 652 | if (!intel_crtc->active) { |
0af7e4df | 653 | DRM_DEBUG_DRIVER("trying to get scanoutpos for disabled " |
9db4a9c7 | 654 | "pipe %c\n", pipe_name(pipe)); |
0af7e4df MK |
655 | return 0; |
656 | } | |
657 | ||
c2baf4b7 | 658 | htotal = mode->crtc_htotal; |
78e8fc6b | 659 | hsync_start = mode->crtc_hsync_start; |
c2baf4b7 VS |
660 | vtotal = mode->crtc_vtotal; |
661 | vbl_start = mode->crtc_vblank_start; | |
662 | vbl_end = mode->crtc_vblank_end; | |
0af7e4df | 663 | |
d31faf65 VS |
664 | if (mode->flags & DRM_MODE_FLAG_INTERLACE) { |
665 | vbl_start = DIV_ROUND_UP(vbl_start, 2); | |
666 | vbl_end /= 2; | |
667 | vtotal /= 2; | |
668 | } | |
669 | ||
c2baf4b7 VS |
670 | ret |= DRM_SCANOUTPOS_VALID | DRM_SCANOUTPOS_ACCURATE; |
671 | ||
ad3543ed MK |
672 | /* |
673 | * Lock uncore.lock, as we will do multiple timing critical raw | |
674 | * register reads, potentially with preemption disabled, so the | |
675 | * following code must not block on uncore.lock. | |
676 | */ | |
677 | spin_lock_irqsave(&dev_priv->uncore.lock, irqflags); | |
78e8fc6b | 678 | |
ad3543ed MK |
679 | /* preempt_disable_rt() should go right here in PREEMPT_RT patchset. */ |
680 | ||
681 | /* Get optional system timestamp before query. */ | |
682 | if (stime) | |
683 | *stime = ktime_get(); | |
684 | ||
7c06b08a | 685 | if (IS_GEN2(dev) || IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) { |
0af7e4df MK |
686 | /* No obvious pixelcount register. Only query vertical |
687 | * scanout position from Display scan line register. | |
688 | */ | |
a225f079 | 689 | position = __intel_get_crtc_scanline(intel_crtc); |
0af7e4df MK |
690 | } else { |
691 | /* Have access to pixelcount since start of frame. | |
692 | * We can split this into vertical and horizontal | |
693 | * scanout position. | |
694 | */ | |
ad3543ed | 695 | position = (__raw_i915_read32(dev_priv, PIPEFRAMEPIXEL(pipe)) & PIPE_PIXEL_MASK) >> PIPE_PIXEL_SHIFT; |
0af7e4df | 696 | |
3aa18df8 VS |
697 | /* convert to pixel counts */ |
698 | vbl_start *= htotal; | |
699 | vbl_end *= htotal; | |
700 | vtotal *= htotal; | |
78e8fc6b | 701 | |
7e78f1cb VS |
702 | /* |
703 | * In interlaced modes, the pixel counter counts all pixels, | |
704 | * so one field will have htotal more pixels. In order to avoid | |
705 | * the reported position from jumping backwards when the pixel | |
706 | * counter is beyond the length of the shorter field, just | |
707 | * clamp the position the length of the shorter field. This | |
708 | * matches how the scanline counter based position works since | |
709 | * the scanline counter doesn't count the two half lines. | |
710 | */ | |
711 | if (position >= vtotal) | |
712 | position = vtotal - 1; | |
713 | ||
78e8fc6b VS |
714 | /* |
715 | * Start of vblank interrupt is triggered at start of hsync, | |
716 | * just prior to the first active line of vblank. However we | |
717 | * consider lines to start at the leading edge of horizontal | |
718 | * active. So, should we get here before we've crossed into | |
719 | * the horizontal active of the first line in vblank, we would | |
720 | * not set the DRM_SCANOUTPOS_INVBL flag. In order to fix that, | |
721 | * always add htotal-hsync_start to the current pixel position. | |
722 | */ | |
723 | position = (position + htotal - hsync_start) % vtotal; | |
0af7e4df MK |
724 | } |
725 | ||
ad3543ed MK |
726 | /* Get optional system timestamp after query. */ |
727 | if (etime) | |
728 | *etime = ktime_get(); | |
729 | ||
730 | /* preempt_enable_rt() should go right here in PREEMPT_RT patchset. */ | |
731 | ||
732 | spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags); | |
733 | ||
3aa18df8 VS |
734 | in_vbl = position >= vbl_start && position < vbl_end; |
735 | ||
736 | /* | |
737 | * While in vblank, position will be negative | |
738 | * counting up towards 0 at vbl_end. And outside | |
739 | * vblank, position will be positive counting | |
740 | * up since vbl_end. | |
741 | */ | |
742 | if (position >= vbl_start) | |
743 | position -= vbl_end; | |
744 | else | |
745 | position += vtotal - vbl_end; | |
0af7e4df | 746 | |
7c06b08a | 747 | if (IS_GEN2(dev) || IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) { |
3aa18df8 VS |
748 | *vpos = position; |
749 | *hpos = 0; | |
750 | } else { | |
751 | *vpos = position / htotal; | |
752 | *hpos = position - (*vpos * htotal); | |
753 | } | |
0af7e4df | 754 | |
0af7e4df MK |
755 | /* In vblank? */ |
756 | if (in_vbl) | |
3d3cbd84 | 757 | ret |= DRM_SCANOUTPOS_IN_VBLANK; |
0af7e4df MK |
758 | |
759 | return ret; | |
760 | } | |
761 | ||
a225f079 VS |
762 | int intel_get_crtc_scanline(struct intel_crtc *crtc) |
763 | { | |
764 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; | |
765 | unsigned long irqflags; | |
766 | int position; | |
767 | ||
768 | spin_lock_irqsave(&dev_priv->uncore.lock, irqflags); | |
769 | position = __intel_get_crtc_scanline(crtc); | |
770 | spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags); | |
771 | ||
772 | return position; | |
773 | } | |
774 | ||
f71d4af4 | 775 | static int i915_get_vblank_timestamp(struct drm_device *dev, int pipe, |
0af7e4df MK |
776 | int *max_error, |
777 | struct timeval *vblank_time, | |
778 | unsigned flags) | |
779 | { | |
4041b853 | 780 | struct drm_crtc *crtc; |
0af7e4df | 781 | |
7eb552ae | 782 | if (pipe < 0 || pipe >= INTEL_INFO(dev)->num_pipes) { |
4041b853 | 783 | DRM_ERROR("Invalid crtc %d\n", pipe); |
0af7e4df MK |
784 | return -EINVAL; |
785 | } | |
786 | ||
787 | /* Get drm_crtc to timestamp: */ | |
4041b853 CW |
788 | crtc = intel_get_crtc_for_pipe(dev, pipe); |
789 | if (crtc == NULL) { | |
790 | DRM_ERROR("Invalid crtc %d\n", pipe); | |
791 | return -EINVAL; | |
792 | } | |
793 | ||
83d65738 | 794 | if (!crtc->state->enable) { |
4041b853 CW |
795 | DRM_DEBUG_KMS("crtc %d is disabled\n", pipe); |
796 | return -EBUSY; | |
797 | } | |
0af7e4df MK |
798 | |
799 | /* Helper routine in DRM core does all the work: */ | |
4041b853 CW |
800 | return drm_calc_vbltimestamp_from_scanoutpos(dev, pipe, max_error, |
801 | vblank_time, flags, | |
7da903ef | 802 | crtc, |
6e3c9717 | 803 | &to_intel_crtc(crtc)->config->base.adjusted_mode); |
0af7e4df MK |
804 | } |
805 | ||
67c347ff JN |
806 | static bool intel_hpd_irq_event(struct drm_device *dev, |
807 | struct drm_connector *connector) | |
321a1b30 EE |
808 | { |
809 | enum drm_connector_status old_status; | |
810 | ||
811 | WARN_ON(!mutex_is_locked(&dev->mode_config.mutex)); | |
812 | old_status = connector->status; | |
813 | ||
814 | connector->status = connector->funcs->detect(connector, false); | |
67c347ff JN |
815 | if (old_status == connector->status) |
816 | return false; | |
817 | ||
818 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] status updated from %s to %s\n", | |
321a1b30 | 819 | connector->base.id, |
c23cc417 | 820 | connector->name, |
67c347ff JN |
821 | drm_get_connector_status_name(old_status), |
822 | drm_get_connector_status_name(connector->status)); | |
823 | ||
824 | return true; | |
321a1b30 EE |
825 | } |
826 | ||
13cf5504 DA |
827 | static void i915_digport_work_func(struct work_struct *work) |
828 | { | |
829 | struct drm_i915_private *dev_priv = | |
830 | container_of(work, struct drm_i915_private, dig_port_work); | |
13cf5504 DA |
831 | u32 long_port_mask, short_port_mask; |
832 | struct intel_digital_port *intel_dig_port; | |
b2c5c181 | 833 | int i; |
13cf5504 DA |
834 | u32 old_bits = 0; |
835 | ||
4cb21832 | 836 | spin_lock_irq(&dev_priv->irq_lock); |
13cf5504 DA |
837 | long_port_mask = dev_priv->long_hpd_port_mask; |
838 | dev_priv->long_hpd_port_mask = 0; | |
839 | short_port_mask = dev_priv->short_hpd_port_mask; | |
840 | dev_priv->short_hpd_port_mask = 0; | |
4cb21832 | 841 | spin_unlock_irq(&dev_priv->irq_lock); |
13cf5504 DA |
842 | |
843 | for (i = 0; i < I915_MAX_PORTS; i++) { | |
844 | bool valid = false; | |
845 | bool long_hpd = false; | |
846 | intel_dig_port = dev_priv->hpd_irq_port[i]; | |
847 | if (!intel_dig_port || !intel_dig_port->hpd_pulse) | |
848 | continue; | |
849 | ||
850 | if (long_port_mask & (1 << i)) { | |
851 | valid = true; | |
852 | long_hpd = true; | |
853 | } else if (short_port_mask & (1 << i)) | |
854 | valid = true; | |
855 | ||
856 | if (valid) { | |
b2c5c181 DV |
857 | enum irqreturn ret; |
858 | ||
13cf5504 | 859 | ret = intel_dig_port->hpd_pulse(intel_dig_port, long_hpd); |
b2c5c181 DV |
860 | if (ret == IRQ_NONE) { |
861 | /* fall back to old school hpd */ | |
13cf5504 DA |
862 | old_bits |= (1 << intel_dig_port->base.hpd_pin); |
863 | } | |
864 | } | |
865 | } | |
866 | ||
867 | if (old_bits) { | |
4cb21832 | 868 | spin_lock_irq(&dev_priv->irq_lock); |
13cf5504 | 869 | dev_priv->hpd_event_bits |= old_bits; |
4cb21832 | 870 | spin_unlock_irq(&dev_priv->irq_lock); |
13cf5504 DA |
871 | schedule_work(&dev_priv->hotplug_work); |
872 | } | |
873 | } | |
874 | ||
5ca58282 JB |
875 | /* |
876 | * Handle hotplug events outside the interrupt handler proper. | |
877 | */ | |
ac4c16c5 EE |
878 | #define I915_REENABLE_HOTPLUG_DELAY (2*60*1000) |
879 | ||
5ca58282 JB |
880 | static void i915_hotplug_work_func(struct work_struct *work) |
881 | { | |
2d1013dd JN |
882 | struct drm_i915_private *dev_priv = |
883 | container_of(work, struct drm_i915_private, hotplug_work); | |
5ca58282 | 884 | struct drm_device *dev = dev_priv->dev; |
c31c4ba3 | 885 | struct drm_mode_config *mode_config = &dev->mode_config; |
cd569aed EE |
886 | struct intel_connector *intel_connector; |
887 | struct intel_encoder *intel_encoder; | |
888 | struct drm_connector *connector; | |
cd569aed | 889 | bool hpd_disabled = false; |
321a1b30 | 890 | bool changed = false; |
142e2398 | 891 | u32 hpd_event_bits; |
4ef69c7a | 892 | |
a65e34c7 | 893 | mutex_lock(&mode_config->mutex); |
e67189ab JB |
894 | DRM_DEBUG_KMS("running encoder hotplug functions\n"); |
895 | ||
4cb21832 | 896 | spin_lock_irq(&dev_priv->irq_lock); |
142e2398 EE |
897 | |
898 | hpd_event_bits = dev_priv->hpd_event_bits; | |
899 | dev_priv->hpd_event_bits = 0; | |
cd569aed EE |
900 | list_for_each_entry(connector, &mode_config->connector_list, head) { |
901 | intel_connector = to_intel_connector(connector); | |
36cd7444 DA |
902 | if (!intel_connector->encoder) |
903 | continue; | |
cd569aed EE |
904 | intel_encoder = intel_connector->encoder; |
905 | if (intel_encoder->hpd_pin > HPD_NONE && | |
906 | dev_priv->hpd_stats[intel_encoder->hpd_pin].hpd_mark == HPD_MARK_DISABLED && | |
907 | connector->polled == DRM_CONNECTOR_POLL_HPD) { | |
908 | DRM_INFO("HPD interrupt storm detected on connector %s: " | |
909 | "switching from hotplug detection to polling\n", | |
c23cc417 | 910 | connector->name); |
cd569aed EE |
911 | dev_priv->hpd_stats[intel_encoder->hpd_pin].hpd_mark = HPD_DISABLED; |
912 | connector->polled = DRM_CONNECTOR_POLL_CONNECT | |
913 | | DRM_CONNECTOR_POLL_DISCONNECT; | |
914 | hpd_disabled = true; | |
915 | } | |
142e2398 EE |
916 | if (hpd_event_bits & (1 << intel_encoder->hpd_pin)) { |
917 | DRM_DEBUG_KMS("Connector %s (pin %i) received hotplug event.\n", | |
c23cc417 | 918 | connector->name, intel_encoder->hpd_pin); |
142e2398 | 919 | } |
cd569aed EE |
920 | } |
921 | /* if there were no outputs to poll, poll was disabled, | |
922 | * therefore make sure it's enabled when disabling HPD on | |
923 | * some connectors */ | |
ac4c16c5 | 924 | if (hpd_disabled) { |
cd569aed | 925 | drm_kms_helper_poll_enable(dev); |
6323751d ID |
926 | mod_delayed_work(system_wq, &dev_priv->hotplug_reenable_work, |
927 | msecs_to_jiffies(I915_REENABLE_HOTPLUG_DELAY)); | |
ac4c16c5 | 928 | } |
cd569aed | 929 | |
4cb21832 | 930 | spin_unlock_irq(&dev_priv->irq_lock); |
cd569aed | 931 | |
321a1b30 EE |
932 | list_for_each_entry(connector, &mode_config->connector_list, head) { |
933 | intel_connector = to_intel_connector(connector); | |
36cd7444 DA |
934 | if (!intel_connector->encoder) |
935 | continue; | |
321a1b30 EE |
936 | intel_encoder = intel_connector->encoder; |
937 | if (hpd_event_bits & (1 << intel_encoder->hpd_pin)) { | |
938 | if (intel_encoder->hot_plug) | |
939 | intel_encoder->hot_plug(intel_encoder); | |
940 | if (intel_hpd_irq_event(dev, connector)) | |
941 | changed = true; | |
942 | } | |
943 | } | |
40ee3381 KP |
944 | mutex_unlock(&mode_config->mutex); |
945 | ||
321a1b30 EE |
946 | if (changed) |
947 | drm_kms_helper_hotplug_event(dev); | |
5ca58282 JB |
948 | } |
949 | ||
d0ecd7e2 | 950 | static void ironlake_rps_change_irq_handler(struct drm_device *dev) |
f97108d1 | 951 | { |
2d1013dd | 952 | struct drm_i915_private *dev_priv = dev->dev_private; |
b5b72e89 | 953 | u32 busy_up, busy_down, max_avg, min_avg; |
9270388e | 954 | u8 new_delay; |
9270388e | 955 | |
d0ecd7e2 | 956 | spin_lock(&mchdev_lock); |
f97108d1 | 957 | |
73edd18f DV |
958 | I915_WRITE16(MEMINTRSTS, I915_READ(MEMINTRSTS)); |
959 | ||
20e4d407 | 960 | new_delay = dev_priv->ips.cur_delay; |
9270388e | 961 | |
7648fa99 | 962 | I915_WRITE16(MEMINTRSTS, MEMINT_EVAL_CHG); |
b5b72e89 MG |
963 | busy_up = I915_READ(RCPREVBSYTUPAVG); |
964 | busy_down = I915_READ(RCPREVBSYTDNAVG); | |
f97108d1 JB |
965 | max_avg = I915_READ(RCBMAXAVG); |
966 | min_avg = I915_READ(RCBMINAVG); | |
967 | ||
968 | /* Handle RCS change request from hw */ | |
b5b72e89 | 969 | if (busy_up > max_avg) { |
20e4d407 DV |
970 | if (dev_priv->ips.cur_delay != dev_priv->ips.max_delay) |
971 | new_delay = dev_priv->ips.cur_delay - 1; | |
972 | if (new_delay < dev_priv->ips.max_delay) | |
973 | new_delay = dev_priv->ips.max_delay; | |
b5b72e89 | 974 | } else if (busy_down < min_avg) { |
20e4d407 DV |
975 | if (dev_priv->ips.cur_delay != dev_priv->ips.min_delay) |
976 | new_delay = dev_priv->ips.cur_delay + 1; | |
977 | if (new_delay > dev_priv->ips.min_delay) | |
978 | new_delay = dev_priv->ips.min_delay; | |
f97108d1 JB |
979 | } |
980 | ||
7648fa99 | 981 | if (ironlake_set_drps(dev, new_delay)) |
20e4d407 | 982 | dev_priv->ips.cur_delay = new_delay; |
f97108d1 | 983 | |
d0ecd7e2 | 984 | spin_unlock(&mchdev_lock); |
9270388e | 985 | |
f97108d1 JB |
986 | return; |
987 | } | |
988 | ||
549f7365 | 989 | static void notify_ring(struct drm_device *dev, |
a4872ba6 | 990 | struct intel_engine_cs *ring) |
549f7365 | 991 | { |
93b0a4e0 | 992 | if (!intel_ring_initialized(ring)) |
475553de CW |
993 | return; |
994 | ||
bcfcc8ba | 995 | trace_i915_gem_request_notify(ring); |
9862e600 | 996 | |
549f7365 | 997 | wake_up_all(&ring->irq_queue); |
549f7365 CW |
998 | } |
999 | ||
31685c25 | 1000 | static u32 vlv_c0_residency(struct drm_i915_private *dev_priv, |
bf225f20 | 1001 | struct intel_rps_ei *rps_ei) |
31685c25 D |
1002 | { |
1003 | u32 cz_ts, cz_freq_khz; | |
1004 | u32 render_count, media_count; | |
1005 | u32 elapsed_render, elapsed_media, elapsed_time; | |
1006 | u32 residency = 0; | |
1007 | ||
1008 | cz_ts = vlv_punit_read(dev_priv, PUNIT_REG_CZ_TIMESTAMP); | |
1009 | cz_freq_khz = DIV_ROUND_CLOSEST(dev_priv->mem_freq * 1000, 4); | |
1010 | ||
1011 | render_count = I915_READ(VLV_RENDER_C0_COUNT_REG); | |
1012 | media_count = I915_READ(VLV_MEDIA_C0_COUNT_REG); | |
1013 | ||
bf225f20 CW |
1014 | if (rps_ei->cz_clock == 0) { |
1015 | rps_ei->cz_clock = cz_ts; | |
1016 | rps_ei->render_c0 = render_count; | |
1017 | rps_ei->media_c0 = media_count; | |
31685c25 D |
1018 | |
1019 | return dev_priv->rps.cur_freq; | |
1020 | } | |
1021 | ||
bf225f20 CW |
1022 | elapsed_time = cz_ts - rps_ei->cz_clock; |
1023 | rps_ei->cz_clock = cz_ts; | |
31685c25 | 1024 | |
bf225f20 CW |
1025 | elapsed_render = render_count - rps_ei->render_c0; |
1026 | rps_ei->render_c0 = render_count; | |
31685c25 | 1027 | |
bf225f20 CW |
1028 | elapsed_media = media_count - rps_ei->media_c0; |
1029 | rps_ei->media_c0 = media_count; | |
31685c25 D |
1030 | |
1031 | /* Convert all the counters into common unit of milli sec */ | |
1032 | elapsed_time /= VLV_CZ_CLOCK_TO_MILLI_SEC; | |
1033 | elapsed_render /= cz_freq_khz; | |
1034 | elapsed_media /= cz_freq_khz; | |
1035 | ||
1036 | /* | |
1037 | * Calculate overall C0 residency percentage | |
1038 | * only if elapsed time is non zero | |
1039 | */ | |
1040 | if (elapsed_time) { | |
1041 | residency = | |
1042 | ((max(elapsed_render, elapsed_media) * 100) | |
1043 | / elapsed_time); | |
1044 | } | |
1045 | ||
1046 | return residency; | |
1047 | } | |
1048 | ||
1049 | /** | |
1050 | * vlv_calc_delay_from_C0_counters - Increase/Decrease freq based on GPU | |
1051 | * busy-ness calculated from C0 counters of render & media power wells | |
1052 | * @dev_priv: DRM device private | |
1053 | * | |
1054 | */ | |
4fa79042 | 1055 | static int vlv_calc_delay_from_C0_counters(struct drm_i915_private *dev_priv) |
31685c25 D |
1056 | { |
1057 | u32 residency_C0_up = 0, residency_C0_down = 0; | |
4fa79042 | 1058 | int new_delay, adj; |
31685c25 D |
1059 | |
1060 | dev_priv->rps.ei_interrupt_count++; | |
1061 | ||
1062 | WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock)); | |
1063 | ||
1064 | ||
bf225f20 CW |
1065 | if (dev_priv->rps.up_ei.cz_clock == 0) { |
1066 | vlv_c0_residency(dev_priv, &dev_priv->rps.up_ei); | |
1067 | vlv_c0_residency(dev_priv, &dev_priv->rps.down_ei); | |
31685c25 D |
1068 | return dev_priv->rps.cur_freq; |
1069 | } | |
1070 | ||
1071 | ||
1072 | /* | |
1073 | * To down throttle, C0 residency should be less than down threshold | |
1074 | * for continous EI intervals. So calculate down EI counters | |
1075 | * once in VLV_INT_COUNT_FOR_DOWN_EI | |
1076 | */ | |
1077 | if (dev_priv->rps.ei_interrupt_count == VLV_INT_COUNT_FOR_DOWN_EI) { | |
1078 | ||
1079 | dev_priv->rps.ei_interrupt_count = 0; | |
1080 | ||
1081 | residency_C0_down = vlv_c0_residency(dev_priv, | |
bf225f20 | 1082 | &dev_priv->rps.down_ei); |
31685c25 D |
1083 | } else { |
1084 | residency_C0_up = vlv_c0_residency(dev_priv, | |
bf225f20 | 1085 | &dev_priv->rps.up_ei); |
31685c25 D |
1086 | } |
1087 | ||
1088 | new_delay = dev_priv->rps.cur_freq; | |
1089 | ||
1090 | adj = dev_priv->rps.last_adj; | |
1091 | /* C0 residency is greater than UP threshold. Increase Frequency */ | |
1092 | if (residency_C0_up >= VLV_RP_UP_EI_THRESHOLD) { | |
1093 | if (adj > 0) | |
1094 | adj *= 2; | |
1095 | else | |
1096 | adj = 1; | |
1097 | ||
1098 | if (dev_priv->rps.cur_freq < dev_priv->rps.max_freq_softlimit) | |
1099 | new_delay = dev_priv->rps.cur_freq + adj; | |
1100 | ||
1101 | /* | |
1102 | * For better performance, jump directly | |
1103 | * to RPe if we're below it. | |
1104 | */ | |
1105 | if (new_delay < dev_priv->rps.efficient_freq) | |
1106 | new_delay = dev_priv->rps.efficient_freq; | |
1107 | ||
1108 | } else if (!dev_priv->rps.ei_interrupt_count && | |
1109 | (residency_C0_down < VLV_RP_DOWN_EI_THRESHOLD)) { | |
1110 | if (adj < 0) | |
1111 | adj *= 2; | |
1112 | else | |
1113 | adj = -1; | |
1114 | /* | |
1115 | * This means, C0 residency is less than down threshold over | |
1116 | * a period of VLV_INT_COUNT_FOR_DOWN_EI. So, reduce the freq | |
1117 | */ | |
1118 | if (dev_priv->rps.cur_freq > dev_priv->rps.min_freq_softlimit) | |
1119 | new_delay = dev_priv->rps.cur_freq + adj; | |
1120 | } | |
1121 | ||
1122 | return new_delay; | |
1123 | } | |
1124 | ||
4912d041 | 1125 | static void gen6_pm_rps_work(struct work_struct *work) |
3b8d8d91 | 1126 | { |
2d1013dd JN |
1127 | struct drm_i915_private *dev_priv = |
1128 | container_of(work, struct drm_i915_private, rps.work); | |
edbfdb45 | 1129 | u32 pm_iir; |
dd75fdc8 | 1130 | int new_delay, adj; |
4912d041 | 1131 | |
59cdb63d | 1132 | spin_lock_irq(&dev_priv->irq_lock); |
d4d70aa5 ID |
1133 | /* Speed up work cancelation during disabling rps interrupts. */ |
1134 | if (!dev_priv->rps.interrupts_enabled) { | |
1135 | spin_unlock_irq(&dev_priv->irq_lock); | |
1136 | return; | |
1137 | } | |
c6a828d3 DV |
1138 | pm_iir = dev_priv->rps.pm_iir; |
1139 | dev_priv->rps.pm_iir = 0; | |
a72fbc3a ID |
1140 | /* Make sure not to corrupt PMIMR state used by ringbuffer on GEN6 */ |
1141 | gen6_enable_pm_irq(dev_priv, dev_priv->pm_rps_events); | |
59cdb63d | 1142 | spin_unlock_irq(&dev_priv->irq_lock); |
3b8d8d91 | 1143 | |
60611c13 | 1144 | /* Make sure we didn't queue anything we're not going to process. */ |
a6706b45 | 1145 | WARN_ON(pm_iir & ~dev_priv->pm_rps_events); |
60611c13 | 1146 | |
a6706b45 | 1147 | if ((pm_iir & dev_priv->pm_rps_events) == 0) |
3b8d8d91 JB |
1148 | return; |
1149 | ||
4fc688ce | 1150 | mutex_lock(&dev_priv->rps.hw_lock); |
7b9e0ae6 | 1151 | |
dd75fdc8 | 1152 | adj = dev_priv->rps.last_adj; |
7425034a | 1153 | if (pm_iir & GEN6_PM_RP_UP_THRESHOLD) { |
dd75fdc8 CW |
1154 | if (adj > 0) |
1155 | adj *= 2; | |
13a5660c D |
1156 | else { |
1157 | /* CHV needs even encode values */ | |
1158 | adj = IS_CHERRYVIEW(dev_priv->dev) ? 2 : 1; | |
1159 | } | |
b39fb297 | 1160 | new_delay = dev_priv->rps.cur_freq + adj; |
7425034a VS |
1161 | |
1162 | /* | |
1163 | * For better performance, jump directly | |
1164 | * to RPe if we're below it. | |
1165 | */ | |
b39fb297 BW |
1166 | if (new_delay < dev_priv->rps.efficient_freq) |
1167 | new_delay = dev_priv->rps.efficient_freq; | |
dd75fdc8 | 1168 | } else if (pm_iir & GEN6_PM_RP_DOWN_TIMEOUT) { |
b39fb297 BW |
1169 | if (dev_priv->rps.cur_freq > dev_priv->rps.efficient_freq) |
1170 | new_delay = dev_priv->rps.efficient_freq; | |
dd75fdc8 | 1171 | else |
b39fb297 | 1172 | new_delay = dev_priv->rps.min_freq_softlimit; |
dd75fdc8 | 1173 | adj = 0; |
31685c25 D |
1174 | } else if (pm_iir & GEN6_PM_RP_UP_EI_EXPIRED) { |
1175 | new_delay = vlv_calc_delay_from_C0_counters(dev_priv); | |
dd75fdc8 CW |
1176 | } else if (pm_iir & GEN6_PM_RP_DOWN_THRESHOLD) { |
1177 | if (adj < 0) | |
1178 | adj *= 2; | |
13a5660c D |
1179 | else { |
1180 | /* CHV needs even encode values */ | |
1181 | adj = IS_CHERRYVIEW(dev_priv->dev) ? -2 : -1; | |
1182 | } | |
b39fb297 | 1183 | new_delay = dev_priv->rps.cur_freq + adj; |
dd75fdc8 | 1184 | } else { /* unknown event */ |
b39fb297 | 1185 | new_delay = dev_priv->rps.cur_freq; |
dd75fdc8 | 1186 | } |
3b8d8d91 | 1187 | |
79249636 BW |
1188 | /* sysfs frequency interfaces may have snuck in while servicing the |
1189 | * interrupt | |
1190 | */ | |
1272e7b8 | 1191 | new_delay = clamp_t(int, new_delay, |
b39fb297 BW |
1192 | dev_priv->rps.min_freq_softlimit, |
1193 | dev_priv->rps.max_freq_softlimit); | |
27544369 | 1194 | |
b39fb297 | 1195 | dev_priv->rps.last_adj = new_delay - dev_priv->rps.cur_freq; |
dd75fdc8 | 1196 | |
ffe02b40 | 1197 | intel_set_rps(dev_priv->dev, new_delay); |
3b8d8d91 | 1198 | |
4fc688ce | 1199 | mutex_unlock(&dev_priv->rps.hw_lock); |
3b8d8d91 JB |
1200 | } |
1201 | ||
e3689190 BW |
1202 | |
1203 | /** | |
1204 | * ivybridge_parity_work - Workqueue called when a parity error interrupt | |
1205 | * occurred. | |
1206 | * @work: workqueue struct | |
1207 | * | |
1208 | * Doesn't actually do anything except notify userspace. As a consequence of | |
1209 | * this event, userspace should try to remap the bad rows since statistically | |
1210 | * it is likely the same row is more likely to go bad again. | |
1211 | */ | |
1212 | static void ivybridge_parity_work(struct work_struct *work) | |
1213 | { | |
2d1013dd JN |
1214 | struct drm_i915_private *dev_priv = |
1215 | container_of(work, struct drm_i915_private, l3_parity.error_work); | |
e3689190 | 1216 | u32 error_status, row, bank, subbank; |
35a85ac6 | 1217 | char *parity_event[6]; |
e3689190 | 1218 | uint32_t misccpctl; |
35a85ac6 | 1219 | uint8_t slice = 0; |
e3689190 BW |
1220 | |
1221 | /* We must turn off DOP level clock gating to access the L3 registers. | |
1222 | * In order to prevent a get/put style interface, acquire struct mutex | |
1223 | * any time we access those registers. | |
1224 | */ | |
1225 | mutex_lock(&dev_priv->dev->struct_mutex); | |
1226 | ||
35a85ac6 BW |
1227 | /* If we've screwed up tracking, just let the interrupt fire again */ |
1228 | if (WARN_ON(!dev_priv->l3_parity.which_slice)) | |
1229 | goto out; | |
1230 | ||
e3689190 BW |
1231 | misccpctl = I915_READ(GEN7_MISCCPCTL); |
1232 | I915_WRITE(GEN7_MISCCPCTL, misccpctl & ~GEN7_DOP_CLOCK_GATE_ENABLE); | |
1233 | POSTING_READ(GEN7_MISCCPCTL); | |
1234 | ||
35a85ac6 BW |
1235 | while ((slice = ffs(dev_priv->l3_parity.which_slice)) != 0) { |
1236 | u32 reg; | |
e3689190 | 1237 | |
35a85ac6 BW |
1238 | slice--; |
1239 | if (WARN_ON_ONCE(slice >= NUM_L3_SLICES(dev_priv->dev))) | |
1240 | break; | |
e3689190 | 1241 | |
35a85ac6 | 1242 | dev_priv->l3_parity.which_slice &= ~(1<<slice); |
e3689190 | 1243 | |
35a85ac6 | 1244 | reg = GEN7_L3CDERRST1 + (slice * 0x200); |
e3689190 | 1245 | |
35a85ac6 BW |
1246 | error_status = I915_READ(reg); |
1247 | row = GEN7_PARITY_ERROR_ROW(error_status); | |
1248 | bank = GEN7_PARITY_ERROR_BANK(error_status); | |
1249 | subbank = GEN7_PARITY_ERROR_SUBBANK(error_status); | |
1250 | ||
1251 | I915_WRITE(reg, GEN7_PARITY_ERROR_VALID | GEN7_L3CDERRST1_ENABLE); | |
1252 | POSTING_READ(reg); | |
1253 | ||
1254 | parity_event[0] = I915_L3_PARITY_UEVENT "=1"; | |
1255 | parity_event[1] = kasprintf(GFP_KERNEL, "ROW=%d", row); | |
1256 | parity_event[2] = kasprintf(GFP_KERNEL, "BANK=%d", bank); | |
1257 | parity_event[3] = kasprintf(GFP_KERNEL, "SUBBANK=%d", subbank); | |
1258 | parity_event[4] = kasprintf(GFP_KERNEL, "SLICE=%d", slice); | |
1259 | parity_event[5] = NULL; | |
1260 | ||
5bdebb18 | 1261 | kobject_uevent_env(&dev_priv->dev->primary->kdev->kobj, |
35a85ac6 | 1262 | KOBJ_CHANGE, parity_event); |
e3689190 | 1263 | |
35a85ac6 BW |
1264 | DRM_DEBUG("Parity error: Slice = %d, Row = %d, Bank = %d, Sub bank = %d.\n", |
1265 | slice, row, bank, subbank); | |
e3689190 | 1266 | |
35a85ac6 BW |
1267 | kfree(parity_event[4]); |
1268 | kfree(parity_event[3]); | |
1269 | kfree(parity_event[2]); | |
1270 | kfree(parity_event[1]); | |
1271 | } | |
e3689190 | 1272 | |
35a85ac6 | 1273 | I915_WRITE(GEN7_MISCCPCTL, misccpctl); |
e3689190 | 1274 | |
35a85ac6 BW |
1275 | out: |
1276 | WARN_ON(dev_priv->l3_parity.which_slice); | |
4cb21832 | 1277 | spin_lock_irq(&dev_priv->irq_lock); |
480c8033 | 1278 | gen5_enable_gt_irq(dev_priv, GT_PARITY_ERROR(dev_priv->dev)); |
4cb21832 | 1279 | spin_unlock_irq(&dev_priv->irq_lock); |
35a85ac6 BW |
1280 | |
1281 | mutex_unlock(&dev_priv->dev->struct_mutex); | |
e3689190 BW |
1282 | } |
1283 | ||
35a85ac6 | 1284 | static void ivybridge_parity_error_irq_handler(struct drm_device *dev, u32 iir) |
e3689190 | 1285 | { |
2d1013dd | 1286 | struct drm_i915_private *dev_priv = dev->dev_private; |
e3689190 | 1287 | |
040d2baa | 1288 | if (!HAS_L3_DPF(dev)) |
e3689190 BW |
1289 | return; |
1290 | ||
d0ecd7e2 | 1291 | spin_lock(&dev_priv->irq_lock); |
480c8033 | 1292 | gen5_disable_gt_irq(dev_priv, GT_PARITY_ERROR(dev)); |
d0ecd7e2 | 1293 | spin_unlock(&dev_priv->irq_lock); |
e3689190 | 1294 | |
35a85ac6 BW |
1295 | iir &= GT_PARITY_ERROR(dev); |
1296 | if (iir & GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1) | |
1297 | dev_priv->l3_parity.which_slice |= 1 << 1; | |
1298 | ||
1299 | if (iir & GT_RENDER_L3_PARITY_ERROR_INTERRUPT) | |
1300 | dev_priv->l3_parity.which_slice |= 1 << 0; | |
1301 | ||
a4da4fa4 | 1302 | queue_work(dev_priv->wq, &dev_priv->l3_parity.error_work); |
e3689190 BW |
1303 | } |
1304 | ||
f1af8fc1 PZ |
1305 | static void ilk_gt_irq_handler(struct drm_device *dev, |
1306 | struct drm_i915_private *dev_priv, | |
1307 | u32 gt_iir) | |
1308 | { | |
1309 | if (gt_iir & | |
1310 | (GT_RENDER_USER_INTERRUPT | GT_RENDER_PIPECTL_NOTIFY_INTERRUPT)) | |
1311 | notify_ring(dev, &dev_priv->ring[RCS]); | |
1312 | if (gt_iir & ILK_BSD_USER_INTERRUPT) | |
1313 | notify_ring(dev, &dev_priv->ring[VCS]); | |
1314 | } | |
1315 | ||
e7b4c6b1 DV |
1316 | static void snb_gt_irq_handler(struct drm_device *dev, |
1317 | struct drm_i915_private *dev_priv, | |
1318 | u32 gt_iir) | |
1319 | { | |
1320 | ||
cc609d5d BW |
1321 | if (gt_iir & |
1322 | (GT_RENDER_USER_INTERRUPT | GT_RENDER_PIPECTL_NOTIFY_INTERRUPT)) | |
e7b4c6b1 | 1323 | notify_ring(dev, &dev_priv->ring[RCS]); |
cc609d5d | 1324 | if (gt_iir & GT_BSD_USER_INTERRUPT) |
e7b4c6b1 | 1325 | notify_ring(dev, &dev_priv->ring[VCS]); |
cc609d5d | 1326 | if (gt_iir & GT_BLT_USER_INTERRUPT) |
e7b4c6b1 DV |
1327 | notify_ring(dev, &dev_priv->ring[BCS]); |
1328 | ||
cc609d5d BW |
1329 | if (gt_iir & (GT_BLT_CS_ERROR_INTERRUPT | |
1330 | GT_BSD_CS_ERROR_INTERRUPT | | |
aaecdf61 DV |
1331 | GT_RENDER_CS_MASTER_ERROR_INTERRUPT)) |
1332 | DRM_DEBUG("Command parser error, gt_iir 0x%08x\n", gt_iir); | |
e3689190 | 1333 | |
35a85ac6 BW |
1334 | if (gt_iir & GT_PARITY_ERROR(dev)) |
1335 | ivybridge_parity_error_irq_handler(dev, gt_iir); | |
e7b4c6b1 DV |
1336 | } |
1337 | ||
abd58f01 BW |
1338 | static irqreturn_t gen8_gt_irq_handler(struct drm_device *dev, |
1339 | struct drm_i915_private *dev_priv, | |
1340 | u32 master_ctl) | |
1341 | { | |
e981e7b1 | 1342 | struct intel_engine_cs *ring; |
abd58f01 BW |
1343 | u32 rcs, bcs, vcs; |
1344 | uint32_t tmp = 0; | |
1345 | irqreturn_t ret = IRQ_NONE; | |
1346 | ||
1347 | if (master_ctl & (GEN8_GT_RCS_IRQ | GEN8_GT_BCS_IRQ)) { | |
1348 | tmp = I915_READ(GEN8_GT_IIR(0)); | |
1349 | if (tmp) { | |
38cc46d7 | 1350 | I915_WRITE(GEN8_GT_IIR(0), tmp); |
abd58f01 | 1351 | ret = IRQ_HANDLED; |
e981e7b1 | 1352 | |
abd58f01 | 1353 | rcs = tmp >> GEN8_RCS_IRQ_SHIFT; |
e981e7b1 | 1354 | ring = &dev_priv->ring[RCS]; |
abd58f01 | 1355 | if (rcs & GT_RENDER_USER_INTERRUPT) |
e981e7b1 TD |
1356 | notify_ring(dev, ring); |
1357 | if (rcs & GT_CONTEXT_SWITCH_INTERRUPT) | |
3f7531c3 | 1358 | intel_lrc_irq_handler(ring); |
e981e7b1 TD |
1359 | |
1360 | bcs = tmp >> GEN8_BCS_IRQ_SHIFT; | |
1361 | ring = &dev_priv->ring[BCS]; | |
abd58f01 | 1362 | if (bcs & GT_RENDER_USER_INTERRUPT) |
e981e7b1 TD |
1363 | notify_ring(dev, ring); |
1364 | if (bcs & GT_CONTEXT_SWITCH_INTERRUPT) | |
3f7531c3 | 1365 | intel_lrc_irq_handler(ring); |
abd58f01 BW |
1366 | } else |
1367 | DRM_ERROR("The master control interrupt lied (GT0)!\n"); | |
1368 | } | |
1369 | ||
85f9b5f9 | 1370 | if (master_ctl & (GEN8_GT_VCS1_IRQ | GEN8_GT_VCS2_IRQ)) { |
abd58f01 BW |
1371 | tmp = I915_READ(GEN8_GT_IIR(1)); |
1372 | if (tmp) { | |
38cc46d7 | 1373 | I915_WRITE(GEN8_GT_IIR(1), tmp); |
abd58f01 | 1374 | ret = IRQ_HANDLED; |
e981e7b1 | 1375 | |
abd58f01 | 1376 | vcs = tmp >> GEN8_VCS1_IRQ_SHIFT; |
e981e7b1 | 1377 | ring = &dev_priv->ring[VCS]; |
abd58f01 | 1378 | if (vcs & GT_RENDER_USER_INTERRUPT) |
e981e7b1 | 1379 | notify_ring(dev, ring); |
73d477f6 | 1380 | if (vcs & GT_CONTEXT_SWITCH_INTERRUPT) |
3f7531c3 | 1381 | intel_lrc_irq_handler(ring); |
e981e7b1 | 1382 | |
85f9b5f9 | 1383 | vcs = tmp >> GEN8_VCS2_IRQ_SHIFT; |
e981e7b1 | 1384 | ring = &dev_priv->ring[VCS2]; |
85f9b5f9 | 1385 | if (vcs & GT_RENDER_USER_INTERRUPT) |
e981e7b1 | 1386 | notify_ring(dev, ring); |
73d477f6 | 1387 | if (vcs & GT_CONTEXT_SWITCH_INTERRUPT) |
3f7531c3 | 1388 | intel_lrc_irq_handler(ring); |
abd58f01 BW |
1389 | } else |
1390 | DRM_ERROR("The master control interrupt lied (GT1)!\n"); | |
1391 | } | |
1392 | ||
0961021a BW |
1393 | if (master_ctl & GEN8_GT_PM_IRQ) { |
1394 | tmp = I915_READ(GEN8_GT_IIR(2)); | |
1395 | if (tmp & dev_priv->pm_rps_events) { | |
0961021a BW |
1396 | I915_WRITE(GEN8_GT_IIR(2), |
1397 | tmp & dev_priv->pm_rps_events); | |
38cc46d7 | 1398 | ret = IRQ_HANDLED; |
c9a9a268 | 1399 | gen6_rps_irq_handler(dev_priv, tmp); |
0961021a BW |
1400 | } else |
1401 | DRM_ERROR("The master control interrupt lied (PM)!\n"); | |
1402 | } | |
1403 | ||
abd58f01 BW |
1404 | if (master_ctl & GEN8_GT_VECS_IRQ) { |
1405 | tmp = I915_READ(GEN8_GT_IIR(3)); | |
1406 | if (tmp) { | |
38cc46d7 | 1407 | I915_WRITE(GEN8_GT_IIR(3), tmp); |
abd58f01 | 1408 | ret = IRQ_HANDLED; |
e981e7b1 | 1409 | |
abd58f01 | 1410 | vcs = tmp >> GEN8_VECS_IRQ_SHIFT; |
e981e7b1 | 1411 | ring = &dev_priv->ring[VECS]; |
abd58f01 | 1412 | if (vcs & GT_RENDER_USER_INTERRUPT) |
e981e7b1 | 1413 | notify_ring(dev, ring); |
73d477f6 | 1414 | if (vcs & GT_CONTEXT_SWITCH_INTERRUPT) |
3f7531c3 | 1415 | intel_lrc_irq_handler(ring); |
abd58f01 BW |
1416 | } else |
1417 | DRM_ERROR("The master control interrupt lied (GT3)!\n"); | |
1418 | } | |
1419 | ||
1420 | return ret; | |
1421 | } | |
1422 | ||
b543fb04 EE |
1423 | #define HPD_STORM_DETECT_PERIOD 1000 |
1424 | #define HPD_STORM_THRESHOLD 5 | |
1425 | ||
07c338ce | 1426 | static int pch_port_to_hotplug_shift(enum port port) |
13cf5504 DA |
1427 | { |
1428 | switch (port) { | |
1429 | case PORT_A: | |
1430 | case PORT_E: | |
1431 | default: | |
1432 | return -1; | |
1433 | case PORT_B: | |
1434 | return 0; | |
1435 | case PORT_C: | |
1436 | return 8; | |
1437 | case PORT_D: | |
1438 | return 16; | |
1439 | } | |
1440 | } | |
1441 | ||
07c338ce | 1442 | static int i915_port_to_hotplug_shift(enum port port) |
13cf5504 DA |
1443 | { |
1444 | switch (port) { | |
1445 | case PORT_A: | |
1446 | case PORT_E: | |
1447 | default: | |
1448 | return -1; | |
1449 | case PORT_B: | |
1450 | return 17; | |
1451 | case PORT_C: | |
1452 | return 19; | |
1453 | case PORT_D: | |
1454 | return 21; | |
1455 | } | |
1456 | } | |
1457 | ||
1458 | static inline enum port get_port_from_pin(enum hpd_pin pin) | |
1459 | { | |
1460 | switch (pin) { | |
1461 | case HPD_PORT_B: | |
1462 | return PORT_B; | |
1463 | case HPD_PORT_C: | |
1464 | return PORT_C; | |
1465 | case HPD_PORT_D: | |
1466 | return PORT_D; | |
1467 | default: | |
1468 | return PORT_A; /* no hpd */ | |
1469 | } | |
1470 | } | |
1471 | ||
10a504de | 1472 | static inline void intel_hpd_irq_handler(struct drm_device *dev, |
22062dba | 1473 | u32 hotplug_trigger, |
13cf5504 | 1474 | u32 dig_hotplug_reg, |
7c7e10db | 1475 | const u32 hpd[HPD_NUM_PINS]) |
b543fb04 | 1476 | { |
2d1013dd | 1477 | struct drm_i915_private *dev_priv = dev->dev_private; |
b543fb04 | 1478 | int i; |
13cf5504 | 1479 | enum port port; |
10a504de | 1480 | bool storm_detected = false; |
13cf5504 DA |
1481 | bool queue_dig = false, queue_hp = false; |
1482 | u32 dig_shift; | |
1483 | u32 dig_port_mask = 0; | |
b543fb04 | 1484 | |
91d131d2 DV |
1485 | if (!hotplug_trigger) |
1486 | return; | |
1487 | ||
13cf5504 DA |
1488 | DRM_DEBUG_DRIVER("hotplug event received, stat 0x%08x, dig 0x%08x\n", |
1489 | hotplug_trigger, dig_hotplug_reg); | |
cc9bd499 | 1490 | |
b5ea2d56 | 1491 | spin_lock(&dev_priv->irq_lock); |
b543fb04 | 1492 | for (i = 1; i < HPD_NUM_PINS; i++) { |
13cf5504 DA |
1493 | if (!(hpd[i] & hotplug_trigger)) |
1494 | continue; | |
1495 | ||
1496 | port = get_port_from_pin(i); | |
1497 | if (port && dev_priv->hpd_irq_port[port]) { | |
1498 | bool long_hpd; | |
1499 | ||
07c338ce JN |
1500 | if (HAS_PCH_SPLIT(dev)) { |
1501 | dig_shift = pch_port_to_hotplug_shift(port); | |
13cf5504 | 1502 | long_hpd = (dig_hotplug_reg >> dig_shift) & PORTB_HOTPLUG_LONG_DETECT; |
07c338ce JN |
1503 | } else { |
1504 | dig_shift = i915_port_to_hotplug_shift(port); | |
1505 | long_hpd = (hotplug_trigger >> dig_shift) & PORTB_HOTPLUG_LONG_DETECT; | |
13cf5504 DA |
1506 | } |
1507 | ||
26fbb774 VS |
1508 | DRM_DEBUG_DRIVER("digital hpd port %c - %s\n", |
1509 | port_name(port), | |
1510 | long_hpd ? "long" : "short"); | |
13cf5504 DA |
1511 | /* for long HPD pulses we want to have the digital queue happen, |
1512 | but we still want HPD storm detection to function. */ | |
1513 | if (long_hpd) { | |
1514 | dev_priv->long_hpd_port_mask |= (1 << port); | |
1515 | dig_port_mask |= hpd[i]; | |
1516 | } else { | |
1517 | /* for short HPD just trigger the digital queue */ | |
1518 | dev_priv->short_hpd_port_mask |= (1 << port); | |
1519 | hotplug_trigger &= ~hpd[i]; | |
1520 | } | |
1521 | queue_dig = true; | |
1522 | } | |
1523 | } | |
821450c6 | 1524 | |
13cf5504 | 1525 | for (i = 1; i < HPD_NUM_PINS; i++) { |
3ff04a16 DV |
1526 | if (hpd[i] & hotplug_trigger && |
1527 | dev_priv->hpd_stats[i].hpd_mark == HPD_DISABLED) { | |
1528 | /* | |
1529 | * On GMCH platforms the interrupt mask bits only | |
1530 | * prevent irq generation, not the setting of the | |
1531 | * hotplug bits itself. So only WARN about unexpected | |
1532 | * interrupts on saner platforms. | |
1533 | */ | |
1534 | WARN_ONCE(INTEL_INFO(dev)->gen >= 5 && !IS_VALLEYVIEW(dev), | |
1535 | "Received HPD interrupt (0x%08x) on pin %d (0x%08x) although disabled\n", | |
1536 | hotplug_trigger, i, hpd[i]); | |
1537 | ||
1538 | continue; | |
1539 | } | |
b8f102e8 | 1540 | |
b543fb04 EE |
1541 | if (!(hpd[i] & hotplug_trigger) || |
1542 | dev_priv->hpd_stats[i].hpd_mark != HPD_ENABLED) | |
1543 | continue; | |
1544 | ||
13cf5504 DA |
1545 | if (!(dig_port_mask & hpd[i])) { |
1546 | dev_priv->hpd_event_bits |= (1 << i); | |
1547 | queue_hp = true; | |
1548 | } | |
1549 | ||
b543fb04 EE |
1550 | if (!time_in_range(jiffies, dev_priv->hpd_stats[i].hpd_last_jiffies, |
1551 | dev_priv->hpd_stats[i].hpd_last_jiffies | |
1552 | + msecs_to_jiffies(HPD_STORM_DETECT_PERIOD))) { | |
1553 | dev_priv->hpd_stats[i].hpd_last_jiffies = jiffies; | |
1554 | dev_priv->hpd_stats[i].hpd_cnt = 0; | |
b8f102e8 | 1555 | DRM_DEBUG_KMS("Received HPD interrupt on PIN %d - cnt: 0\n", i); |
b543fb04 EE |
1556 | } else if (dev_priv->hpd_stats[i].hpd_cnt > HPD_STORM_THRESHOLD) { |
1557 | dev_priv->hpd_stats[i].hpd_mark = HPD_MARK_DISABLED; | |
142e2398 | 1558 | dev_priv->hpd_event_bits &= ~(1 << i); |
b543fb04 | 1559 | DRM_DEBUG_KMS("HPD interrupt storm detected on PIN %d\n", i); |
10a504de | 1560 | storm_detected = true; |
b543fb04 EE |
1561 | } else { |
1562 | dev_priv->hpd_stats[i].hpd_cnt++; | |
b8f102e8 EE |
1563 | DRM_DEBUG_KMS("Received HPD interrupt on PIN %d - cnt: %d\n", i, |
1564 | dev_priv->hpd_stats[i].hpd_cnt); | |
b543fb04 EE |
1565 | } |
1566 | } | |
1567 | ||
10a504de DV |
1568 | if (storm_detected) |
1569 | dev_priv->display.hpd_irq_setup(dev); | |
b5ea2d56 | 1570 | spin_unlock(&dev_priv->irq_lock); |
5876fa0d | 1571 | |
645416f5 DV |
1572 | /* |
1573 | * Our hotplug handler can grab modeset locks (by calling down into the | |
1574 | * fb helpers). Hence it must not be run on our own dev-priv->wq work | |
1575 | * queue for otherwise the flush_work in the pageflip code will | |
1576 | * deadlock. | |
1577 | */ | |
13cf5504 | 1578 | if (queue_dig) |
0e32b39c | 1579 | queue_work(dev_priv->dp_wq, &dev_priv->dig_port_work); |
13cf5504 DA |
1580 | if (queue_hp) |
1581 | schedule_work(&dev_priv->hotplug_work); | |
b543fb04 EE |
1582 | } |
1583 | ||
515ac2bb DV |
1584 | static void gmbus_irq_handler(struct drm_device *dev) |
1585 | { | |
2d1013dd | 1586 | struct drm_i915_private *dev_priv = dev->dev_private; |
28c70f16 | 1587 | |
28c70f16 | 1588 | wake_up_all(&dev_priv->gmbus_wait_queue); |
515ac2bb DV |
1589 | } |
1590 | ||
ce99c256 DV |
1591 | static void dp_aux_irq_handler(struct drm_device *dev) |
1592 | { | |
2d1013dd | 1593 | struct drm_i915_private *dev_priv = dev->dev_private; |
9ee32fea | 1594 | |
9ee32fea | 1595 | wake_up_all(&dev_priv->gmbus_wait_queue); |
ce99c256 DV |
1596 | } |
1597 | ||
8bf1e9f1 | 1598 | #if defined(CONFIG_DEBUG_FS) |
277de95e DV |
1599 | static void display_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe, |
1600 | uint32_t crc0, uint32_t crc1, | |
1601 | uint32_t crc2, uint32_t crc3, | |
1602 | uint32_t crc4) | |
8bf1e9f1 SH |
1603 | { |
1604 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1605 | struct intel_pipe_crc *pipe_crc = &dev_priv->pipe_crc[pipe]; | |
1606 | struct intel_pipe_crc_entry *entry; | |
ac2300d4 | 1607 | int head, tail; |
b2c88f5b | 1608 | |
d538bbdf DL |
1609 | spin_lock(&pipe_crc->lock); |
1610 | ||
0c912c79 | 1611 | if (!pipe_crc->entries) { |
d538bbdf | 1612 | spin_unlock(&pipe_crc->lock); |
34273620 | 1613 | DRM_DEBUG_KMS("spurious interrupt\n"); |
0c912c79 DL |
1614 | return; |
1615 | } | |
1616 | ||
d538bbdf DL |
1617 | head = pipe_crc->head; |
1618 | tail = pipe_crc->tail; | |
b2c88f5b DL |
1619 | |
1620 | if (CIRC_SPACE(head, tail, INTEL_PIPE_CRC_ENTRIES_NR) < 1) { | |
d538bbdf | 1621 | spin_unlock(&pipe_crc->lock); |
b2c88f5b DL |
1622 | DRM_ERROR("CRC buffer overflowing\n"); |
1623 | return; | |
1624 | } | |
1625 | ||
1626 | entry = &pipe_crc->entries[head]; | |
8bf1e9f1 | 1627 | |
8bc5e955 | 1628 | entry->frame = dev->driver->get_vblank_counter(dev, pipe); |
eba94eb9 DV |
1629 | entry->crc[0] = crc0; |
1630 | entry->crc[1] = crc1; | |
1631 | entry->crc[2] = crc2; | |
1632 | entry->crc[3] = crc3; | |
1633 | entry->crc[4] = crc4; | |
b2c88f5b DL |
1634 | |
1635 | head = (head + 1) & (INTEL_PIPE_CRC_ENTRIES_NR - 1); | |
d538bbdf DL |
1636 | pipe_crc->head = head; |
1637 | ||
1638 | spin_unlock(&pipe_crc->lock); | |
07144428 DL |
1639 | |
1640 | wake_up_interruptible(&pipe_crc->wq); | |
8bf1e9f1 | 1641 | } |
277de95e DV |
1642 | #else |
1643 | static inline void | |
1644 | display_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe, | |
1645 | uint32_t crc0, uint32_t crc1, | |
1646 | uint32_t crc2, uint32_t crc3, | |
1647 | uint32_t crc4) {} | |
1648 | #endif | |
1649 | ||
eba94eb9 | 1650 | |
277de95e | 1651 | static void hsw_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe) |
5a69b89f DV |
1652 | { |
1653 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1654 | ||
277de95e DV |
1655 | display_pipe_crc_irq_handler(dev, pipe, |
1656 | I915_READ(PIPE_CRC_RES_1_IVB(pipe)), | |
1657 | 0, 0, 0, 0); | |
5a69b89f DV |
1658 | } |
1659 | ||
277de95e | 1660 | static void ivb_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe) |
eba94eb9 DV |
1661 | { |
1662 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1663 | ||
277de95e DV |
1664 | display_pipe_crc_irq_handler(dev, pipe, |
1665 | I915_READ(PIPE_CRC_RES_1_IVB(pipe)), | |
1666 | I915_READ(PIPE_CRC_RES_2_IVB(pipe)), | |
1667 | I915_READ(PIPE_CRC_RES_3_IVB(pipe)), | |
1668 | I915_READ(PIPE_CRC_RES_4_IVB(pipe)), | |
1669 | I915_READ(PIPE_CRC_RES_5_IVB(pipe))); | |
eba94eb9 | 1670 | } |
5b3a856b | 1671 | |
277de95e | 1672 | static void i9xx_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe) |
5b3a856b DV |
1673 | { |
1674 | struct drm_i915_private *dev_priv = dev->dev_private; | |
0b5c5ed0 DV |
1675 | uint32_t res1, res2; |
1676 | ||
1677 | if (INTEL_INFO(dev)->gen >= 3) | |
1678 | res1 = I915_READ(PIPE_CRC_RES_RES1_I915(pipe)); | |
1679 | else | |
1680 | res1 = 0; | |
1681 | ||
1682 | if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev)) | |
1683 | res2 = I915_READ(PIPE_CRC_RES_RES2_G4X(pipe)); | |
1684 | else | |
1685 | res2 = 0; | |
5b3a856b | 1686 | |
277de95e DV |
1687 | display_pipe_crc_irq_handler(dev, pipe, |
1688 | I915_READ(PIPE_CRC_RES_RED(pipe)), | |
1689 | I915_READ(PIPE_CRC_RES_GREEN(pipe)), | |
1690 | I915_READ(PIPE_CRC_RES_BLUE(pipe)), | |
1691 | res1, res2); | |
5b3a856b | 1692 | } |
8bf1e9f1 | 1693 | |
1403c0d4 PZ |
1694 | /* The RPS events need forcewake, so we add them to a work queue and mask their |
1695 | * IMR bits until the work is done. Other interrupts can be processed without | |
1696 | * the work queue. */ | |
1697 | static void gen6_rps_irq_handler(struct drm_i915_private *dev_priv, u32 pm_iir) | |
baf02a1f | 1698 | { |
a6706b45 | 1699 | if (pm_iir & dev_priv->pm_rps_events) { |
59cdb63d | 1700 | spin_lock(&dev_priv->irq_lock); |
480c8033 | 1701 | gen6_disable_pm_irq(dev_priv, pm_iir & dev_priv->pm_rps_events); |
d4d70aa5 ID |
1702 | if (dev_priv->rps.interrupts_enabled) { |
1703 | dev_priv->rps.pm_iir |= pm_iir & dev_priv->pm_rps_events; | |
1704 | queue_work(dev_priv->wq, &dev_priv->rps.work); | |
1705 | } | |
59cdb63d | 1706 | spin_unlock(&dev_priv->irq_lock); |
baf02a1f | 1707 | } |
baf02a1f | 1708 | |
c9a9a268 ID |
1709 | if (INTEL_INFO(dev_priv)->gen >= 8) |
1710 | return; | |
1711 | ||
1403c0d4 PZ |
1712 | if (HAS_VEBOX(dev_priv->dev)) { |
1713 | if (pm_iir & PM_VEBOX_USER_INTERRUPT) | |
1714 | notify_ring(dev_priv->dev, &dev_priv->ring[VECS]); | |
12638c57 | 1715 | |
aaecdf61 DV |
1716 | if (pm_iir & PM_VEBOX_CS_ERROR_INTERRUPT) |
1717 | DRM_DEBUG("Command parser error, pm_iir 0x%08x\n", pm_iir); | |
12638c57 | 1718 | } |
baf02a1f BW |
1719 | } |
1720 | ||
8d7849db VS |
1721 | static bool intel_pipe_handle_vblank(struct drm_device *dev, enum pipe pipe) |
1722 | { | |
8d7849db VS |
1723 | if (!drm_handle_vblank(dev, pipe)) |
1724 | return false; | |
1725 | ||
8d7849db VS |
1726 | return true; |
1727 | } | |
1728 | ||
c1874ed7 ID |
1729 | static void valleyview_pipestat_irq_handler(struct drm_device *dev, u32 iir) |
1730 | { | |
1731 | struct drm_i915_private *dev_priv = dev->dev_private; | |
91d181dd | 1732 | u32 pipe_stats[I915_MAX_PIPES] = { }; |
c1874ed7 ID |
1733 | int pipe; |
1734 | ||
58ead0d7 | 1735 | spin_lock(&dev_priv->irq_lock); |
055e393f | 1736 | for_each_pipe(dev_priv, pipe) { |
91d181dd | 1737 | int reg; |
bbb5eebf | 1738 | u32 mask, iir_bit = 0; |
91d181dd | 1739 | |
bbb5eebf DV |
1740 | /* |
1741 | * PIPESTAT bits get signalled even when the interrupt is | |
1742 | * disabled with the mask bits, and some of the status bits do | |
1743 | * not generate interrupts at all (like the underrun bit). Hence | |
1744 | * we need to be careful that we only handle what we want to | |
1745 | * handle. | |
1746 | */ | |
0f239f4c DV |
1747 | |
1748 | /* fifo underruns are filterered in the underrun handler. */ | |
1749 | mask = PIPE_FIFO_UNDERRUN_STATUS; | |
bbb5eebf DV |
1750 | |
1751 | switch (pipe) { | |
1752 | case PIPE_A: | |
1753 | iir_bit = I915_DISPLAY_PIPE_A_EVENT_INTERRUPT; | |
1754 | break; | |
1755 | case PIPE_B: | |
1756 | iir_bit = I915_DISPLAY_PIPE_B_EVENT_INTERRUPT; | |
1757 | break; | |
3278f67f VS |
1758 | case PIPE_C: |
1759 | iir_bit = I915_DISPLAY_PIPE_C_EVENT_INTERRUPT; | |
1760 | break; | |
bbb5eebf DV |
1761 | } |
1762 | if (iir & iir_bit) | |
1763 | mask |= dev_priv->pipestat_irq_mask[pipe]; | |
1764 | ||
1765 | if (!mask) | |
91d181dd ID |
1766 | continue; |
1767 | ||
1768 | reg = PIPESTAT(pipe); | |
bbb5eebf DV |
1769 | mask |= PIPESTAT_INT_ENABLE_MASK; |
1770 | pipe_stats[pipe] = I915_READ(reg) & mask; | |
c1874ed7 ID |
1771 | |
1772 | /* | |
1773 | * Clear the PIPE*STAT regs before the IIR | |
1774 | */ | |
91d181dd ID |
1775 | if (pipe_stats[pipe] & (PIPE_FIFO_UNDERRUN_STATUS | |
1776 | PIPESTAT_INT_STATUS_MASK)) | |
c1874ed7 ID |
1777 | I915_WRITE(reg, pipe_stats[pipe]); |
1778 | } | |
58ead0d7 | 1779 | spin_unlock(&dev_priv->irq_lock); |
c1874ed7 | 1780 | |
055e393f | 1781 | for_each_pipe(dev_priv, pipe) { |
d6bbafa1 CW |
1782 | if (pipe_stats[pipe] & PIPE_START_VBLANK_INTERRUPT_STATUS && |
1783 | intel_pipe_handle_vblank(dev, pipe)) | |
1784 | intel_check_page_flip(dev, pipe); | |
c1874ed7 | 1785 | |
579a9b0e | 1786 | if (pipe_stats[pipe] & PLANE_FLIP_DONE_INT_STATUS_VLV) { |
c1874ed7 ID |
1787 | intel_prepare_page_flip(dev, pipe); |
1788 | intel_finish_page_flip(dev, pipe); | |
1789 | } | |
1790 | ||
1791 | if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS) | |
1792 | i9xx_pipe_crc_irq_handler(dev, pipe); | |
1793 | ||
1f7247c0 DV |
1794 | if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS) |
1795 | intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe); | |
c1874ed7 ID |
1796 | } |
1797 | ||
1798 | if (pipe_stats[0] & PIPE_GMBUS_INTERRUPT_STATUS) | |
1799 | gmbus_irq_handler(dev); | |
1800 | } | |
1801 | ||
16c6c56b VS |
1802 | static void i9xx_hpd_irq_handler(struct drm_device *dev) |
1803 | { | |
1804 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1805 | u32 hotplug_status = I915_READ(PORT_HOTPLUG_STAT); | |
1806 | ||
3ff60f89 OM |
1807 | if (hotplug_status) { |
1808 | I915_WRITE(PORT_HOTPLUG_STAT, hotplug_status); | |
1809 | /* | |
1810 | * Make sure hotplug status is cleared before we clear IIR, or else we | |
1811 | * may miss hotplug events. | |
1812 | */ | |
1813 | POSTING_READ(PORT_HOTPLUG_STAT); | |
16c6c56b | 1814 | |
3ff60f89 OM |
1815 | if (IS_G4X(dev)) { |
1816 | u32 hotplug_trigger = hotplug_status & HOTPLUG_INT_STATUS_G4X; | |
16c6c56b | 1817 | |
13cf5504 | 1818 | intel_hpd_irq_handler(dev, hotplug_trigger, 0, hpd_status_g4x); |
3ff60f89 OM |
1819 | } else { |
1820 | u32 hotplug_trigger = hotplug_status & HOTPLUG_INT_STATUS_I915; | |
16c6c56b | 1821 | |
13cf5504 | 1822 | intel_hpd_irq_handler(dev, hotplug_trigger, 0, hpd_status_i915); |
3ff60f89 | 1823 | } |
16c6c56b | 1824 | |
3ff60f89 OM |
1825 | if ((IS_G4X(dev) || IS_VALLEYVIEW(dev)) && |
1826 | hotplug_status & DP_AUX_CHANNEL_MASK_INT_STATUS_G4X) | |
1827 | dp_aux_irq_handler(dev); | |
1828 | } | |
16c6c56b VS |
1829 | } |
1830 | ||
ff1f525e | 1831 | static irqreturn_t valleyview_irq_handler(int irq, void *arg) |
7e231dbe | 1832 | { |
45a83f84 | 1833 | struct drm_device *dev = arg; |
2d1013dd | 1834 | struct drm_i915_private *dev_priv = dev->dev_private; |
7e231dbe JB |
1835 | u32 iir, gt_iir, pm_iir; |
1836 | irqreturn_t ret = IRQ_NONE; | |
7e231dbe | 1837 | |
2dd2a883 ID |
1838 | if (!intel_irqs_enabled(dev_priv)) |
1839 | return IRQ_NONE; | |
1840 | ||
7e231dbe | 1841 | while (true) { |
3ff60f89 OM |
1842 | /* Find, clear, then process each source of interrupt */ |
1843 | ||
7e231dbe | 1844 | gt_iir = I915_READ(GTIIR); |
3ff60f89 OM |
1845 | if (gt_iir) |
1846 | I915_WRITE(GTIIR, gt_iir); | |
1847 | ||
7e231dbe | 1848 | pm_iir = I915_READ(GEN6_PMIIR); |
3ff60f89 OM |
1849 | if (pm_iir) |
1850 | I915_WRITE(GEN6_PMIIR, pm_iir); | |
1851 | ||
1852 | iir = I915_READ(VLV_IIR); | |
1853 | if (iir) { | |
1854 | /* Consume port before clearing IIR or we'll miss events */ | |
1855 | if (iir & I915_DISPLAY_PORT_INTERRUPT) | |
1856 | i9xx_hpd_irq_handler(dev); | |
1857 | I915_WRITE(VLV_IIR, iir); | |
1858 | } | |
7e231dbe JB |
1859 | |
1860 | if (gt_iir == 0 && pm_iir == 0 && iir == 0) | |
1861 | goto out; | |
1862 | ||
1863 | ret = IRQ_HANDLED; | |
1864 | ||
3ff60f89 OM |
1865 | if (gt_iir) |
1866 | snb_gt_irq_handler(dev, dev_priv, gt_iir); | |
60611c13 | 1867 | if (pm_iir) |
d0ecd7e2 | 1868 | gen6_rps_irq_handler(dev_priv, pm_iir); |
3ff60f89 OM |
1869 | /* Call regardless, as some status bits might not be |
1870 | * signalled in iir */ | |
1871 | valleyview_pipestat_irq_handler(dev, iir); | |
7e231dbe JB |
1872 | } |
1873 | ||
1874 | out: | |
1875 | return ret; | |
1876 | } | |
1877 | ||
43f328d7 VS |
1878 | static irqreturn_t cherryview_irq_handler(int irq, void *arg) |
1879 | { | |
45a83f84 | 1880 | struct drm_device *dev = arg; |
43f328d7 VS |
1881 | struct drm_i915_private *dev_priv = dev->dev_private; |
1882 | u32 master_ctl, iir; | |
1883 | irqreturn_t ret = IRQ_NONE; | |
43f328d7 | 1884 | |
2dd2a883 ID |
1885 | if (!intel_irqs_enabled(dev_priv)) |
1886 | return IRQ_NONE; | |
1887 | ||
8e5fd599 VS |
1888 | for (;;) { |
1889 | master_ctl = I915_READ(GEN8_MASTER_IRQ) & ~GEN8_MASTER_IRQ_CONTROL; | |
1890 | iir = I915_READ(VLV_IIR); | |
43f328d7 | 1891 | |
8e5fd599 VS |
1892 | if (master_ctl == 0 && iir == 0) |
1893 | break; | |
43f328d7 | 1894 | |
27b6c122 OM |
1895 | ret = IRQ_HANDLED; |
1896 | ||
8e5fd599 | 1897 | I915_WRITE(GEN8_MASTER_IRQ, 0); |
43f328d7 | 1898 | |
27b6c122 | 1899 | /* Find, clear, then process each source of interrupt */ |
43f328d7 | 1900 | |
27b6c122 OM |
1901 | if (iir) { |
1902 | /* Consume port before clearing IIR or we'll miss events */ | |
1903 | if (iir & I915_DISPLAY_PORT_INTERRUPT) | |
1904 | i9xx_hpd_irq_handler(dev); | |
1905 | I915_WRITE(VLV_IIR, iir); | |
1906 | } | |
43f328d7 | 1907 | |
27b6c122 | 1908 | gen8_gt_irq_handler(dev, dev_priv, master_ctl); |
43f328d7 | 1909 | |
27b6c122 OM |
1910 | /* Call regardless, as some status bits might not be |
1911 | * signalled in iir */ | |
1912 | valleyview_pipestat_irq_handler(dev, iir); | |
43f328d7 | 1913 | |
8e5fd599 VS |
1914 | I915_WRITE(GEN8_MASTER_IRQ, DE_MASTER_IRQ_CONTROL); |
1915 | POSTING_READ(GEN8_MASTER_IRQ); | |
8e5fd599 | 1916 | } |
3278f67f | 1917 | |
43f328d7 VS |
1918 | return ret; |
1919 | } | |
1920 | ||
23e81d69 | 1921 | static void ibx_irq_handler(struct drm_device *dev, u32 pch_iir) |
776ad806 | 1922 | { |
2d1013dd | 1923 | struct drm_i915_private *dev_priv = dev->dev_private; |
9db4a9c7 | 1924 | int pipe; |
b543fb04 | 1925 | u32 hotplug_trigger = pch_iir & SDE_HOTPLUG_MASK; |
13cf5504 DA |
1926 | u32 dig_hotplug_reg; |
1927 | ||
1928 | dig_hotplug_reg = I915_READ(PCH_PORT_HOTPLUG); | |
1929 | I915_WRITE(PCH_PORT_HOTPLUG, dig_hotplug_reg); | |
776ad806 | 1930 | |
13cf5504 | 1931 | intel_hpd_irq_handler(dev, hotplug_trigger, dig_hotplug_reg, hpd_ibx); |
91d131d2 | 1932 | |
cfc33bf7 VS |
1933 | if (pch_iir & SDE_AUDIO_POWER_MASK) { |
1934 | int port = ffs((pch_iir & SDE_AUDIO_POWER_MASK) >> | |
1935 | SDE_AUDIO_POWER_SHIFT); | |
776ad806 | 1936 | DRM_DEBUG_DRIVER("PCH audio power change on port %d\n", |
cfc33bf7 VS |
1937 | port_name(port)); |
1938 | } | |
776ad806 | 1939 | |
ce99c256 DV |
1940 | if (pch_iir & SDE_AUX_MASK) |
1941 | dp_aux_irq_handler(dev); | |
1942 | ||
776ad806 | 1943 | if (pch_iir & SDE_GMBUS) |
515ac2bb | 1944 | gmbus_irq_handler(dev); |
776ad806 JB |
1945 | |
1946 | if (pch_iir & SDE_AUDIO_HDCP_MASK) | |
1947 | DRM_DEBUG_DRIVER("PCH HDCP audio interrupt\n"); | |
1948 | ||
1949 | if (pch_iir & SDE_AUDIO_TRANS_MASK) | |
1950 | DRM_DEBUG_DRIVER("PCH transcoder audio interrupt\n"); | |
1951 | ||
1952 | if (pch_iir & SDE_POISON) | |
1953 | DRM_ERROR("PCH poison interrupt\n"); | |
1954 | ||
9db4a9c7 | 1955 | if (pch_iir & SDE_FDI_MASK) |
055e393f | 1956 | for_each_pipe(dev_priv, pipe) |
9db4a9c7 JB |
1957 | DRM_DEBUG_DRIVER(" pipe %c FDI IIR: 0x%08x\n", |
1958 | pipe_name(pipe), | |
1959 | I915_READ(FDI_RX_IIR(pipe))); | |
776ad806 JB |
1960 | |
1961 | if (pch_iir & (SDE_TRANSB_CRC_DONE | SDE_TRANSA_CRC_DONE)) | |
1962 | DRM_DEBUG_DRIVER("PCH transcoder CRC done interrupt\n"); | |
1963 | ||
1964 | if (pch_iir & (SDE_TRANSB_CRC_ERR | SDE_TRANSA_CRC_ERR)) | |
1965 | DRM_DEBUG_DRIVER("PCH transcoder CRC error interrupt\n"); | |
1966 | ||
776ad806 | 1967 | if (pch_iir & SDE_TRANSA_FIFO_UNDER) |
1f7247c0 | 1968 | intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_A); |
8664281b PZ |
1969 | |
1970 | if (pch_iir & SDE_TRANSB_FIFO_UNDER) | |
1f7247c0 | 1971 | intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_B); |
8664281b PZ |
1972 | } |
1973 | ||
1974 | static void ivb_err_int_handler(struct drm_device *dev) | |
1975 | { | |
1976 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1977 | u32 err_int = I915_READ(GEN7_ERR_INT); | |
5a69b89f | 1978 | enum pipe pipe; |
8664281b | 1979 | |
de032bf4 PZ |
1980 | if (err_int & ERR_INT_POISON) |
1981 | DRM_ERROR("Poison interrupt\n"); | |
1982 | ||
055e393f | 1983 | for_each_pipe(dev_priv, pipe) { |
1f7247c0 DV |
1984 | if (err_int & ERR_INT_FIFO_UNDERRUN(pipe)) |
1985 | intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe); | |
8bf1e9f1 | 1986 | |
5a69b89f DV |
1987 | if (err_int & ERR_INT_PIPE_CRC_DONE(pipe)) { |
1988 | if (IS_IVYBRIDGE(dev)) | |
277de95e | 1989 | ivb_pipe_crc_irq_handler(dev, pipe); |
5a69b89f | 1990 | else |
277de95e | 1991 | hsw_pipe_crc_irq_handler(dev, pipe); |
5a69b89f DV |
1992 | } |
1993 | } | |
8bf1e9f1 | 1994 | |
8664281b PZ |
1995 | I915_WRITE(GEN7_ERR_INT, err_int); |
1996 | } | |
1997 | ||
1998 | static void cpt_serr_int_handler(struct drm_device *dev) | |
1999 | { | |
2000 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2001 | u32 serr_int = I915_READ(SERR_INT); | |
2002 | ||
de032bf4 PZ |
2003 | if (serr_int & SERR_INT_POISON) |
2004 | DRM_ERROR("PCH poison interrupt\n"); | |
2005 | ||
8664281b | 2006 | if (serr_int & SERR_INT_TRANS_A_FIFO_UNDERRUN) |
1f7247c0 | 2007 | intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_A); |
8664281b PZ |
2008 | |
2009 | if (serr_int & SERR_INT_TRANS_B_FIFO_UNDERRUN) | |
1f7247c0 | 2010 | intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_B); |
8664281b PZ |
2011 | |
2012 | if (serr_int & SERR_INT_TRANS_C_FIFO_UNDERRUN) | |
1f7247c0 | 2013 | intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_C); |
8664281b PZ |
2014 | |
2015 | I915_WRITE(SERR_INT, serr_int); | |
776ad806 JB |
2016 | } |
2017 | ||
23e81d69 AJ |
2018 | static void cpt_irq_handler(struct drm_device *dev, u32 pch_iir) |
2019 | { | |
2d1013dd | 2020 | struct drm_i915_private *dev_priv = dev->dev_private; |
23e81d69 | 2021 | int pipe; |
b543fb04 | 2022 | u32 hotplug_trigger = pch_iir & SDE_HOTPLUG_MASK_CPT; |
13cf5504 DA |
2023 | u32 dig_hotplug_reg; |
2024 | ||
2025 | dig_hotplug_reg = I915_READ(PCH_PORT_HOTPLUG); | |
2026 | I915_WRITE(PCH_PORT_HOTPLUG, dig_hotplug_reg); | |
23e81d69 | 2027 | |
13cf5504 | 2028 | intel_hpd_irq_handler(dev, hotplug_trigger, dig_hotplug_reg, hpd_cpt); |
91d131d2 | 2029 | |
cfc33bf7 VS |
2030 | if (pch_iir & SDE_AUDIO_POWER_MASK_CPT) { |
2031 | int port = ffs((pch_iir & SDE_AUDIO_POWER_MASK_CPT) >> | |
2032 | SDE_AUDIO_POWER_SHIFT_CPT); | |
2033 | DRM_DEBUG_DRIVER("PCH audio power change on port %c\n", | |
2034 | port_name(port)); | |
2035 | } | |
23e81d69 AJ |
2036 | |
2037 | if (pch_iir & SDE_AUX_MASK_CPT) | |
ce99c256 | 2038 | dp_aux_irq_handler(dev); |
23e81d69 AJ |
2039 | |
2040 | if (pch_iir & SDE_GMBUS_CPT) | |
515ac2bb | 2041 | gmbus_irq_handler(dev); |
23e81d69 AJ |
2042 | |
2043 | if (pch_iir & SDE_AUDIO_CP_REQ_CPT) | |
2044 | DRM_DEBUG_DRIVER("Audio CP request interrupt\n"); | |
2045 | ||
2046 | if (pch_iir & SDE_AUDIO_CP_CHG_CPT) | |
2047 | DRM_DEBUG_DRIVER("Audio CP change interrupt\n"); | |
2048 | ||
2049 | if (pch_iir & SDE_FDI_MASK_CPT) | |
055e393f | 2050 | for_each_pipe(dev_priv, pipe) |
23e81d69 AJ |
2051 | DRM_DEBUG_DRIVER(" pipe %c FDI IIR: 0x%08x\n", |
2052 | pipe_name(pipe), | |
2053 | I915_READ(FDI_RX_IIR(pipe))); | |
8664281b PZ |
2054 | |
2055 | if (pch_iir & SDE_ERROR_CPT) | |
2056 | cpt_serr_int_handler(dev); | |
23e81d69 AJ |
2057 | } |
2058 | ||
c008bc6e PZ |
2059 | static void ilk_display_irq_handler(struct drm_device *dev, u32 de_iir) |
2060 | { | |
2061 | struct drm_i915_private *dev_priv = dev->dev_private; | |
40da17c2 | 2062 | enum pipe pipe; |
c008bc6e PZ |
2063 | |
2064 | if (de_iir & DE_AUX_CHANNEL_A) | |
2065 | dp_aux_irq_handler(dev); | |
2066 | ||
2067 | if (de_iir & DE_GSE) | |
2068 | intel_opregion_asle_intr(dev); | |
2069 | ||
c008bc6e PZ |
2070 | if (de_iir & DE_POISON) |
2071 | DRM_ERROR("Poison interrupt\n"); | |
2072 | ||
055e393f | 2073 | for_each_pipe(dev_priv, pipe) { |
d6bbafa1 CW |
2074 | if (de_iir & DE_PIPE_VBLANK(pipe) && |
2075 | intel_pipe_handle_vblank(dev, pipe)) | |
2076 | intel_check_page_flip(dev, pipe); | |
5b3a856b | 2077 | |
40da17c2 | 2078 | if (de_iir & DE_PIPE_FIFO_UNDERRUN(pipe)) |
1f7247c0 | 2079 | intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe); |
5b3a856b | 2080 | |
40da17c2 DV |
2081 | if (de_iir & DE_PIPE_CRC_DONE(pipe)) |
2082 | i9xx_pipe_crc_irq_handler(dev, pipe); | |
c008bc6e | 2083 | |
40da17c2 DV |
2084 | /* plane/pipes map 1:1 on ilk+ */ |
2085 | if (de_iir & DE_PLANE_FLIP_DONE(pipe)) { | |
2086 | intel_prepare_page_flip(dev, pipe); | |
2087 | intel_finish_page_flip_plane(dev, pipe); | |
2088 | } | |
c008bc6e PZ |
2089 | } |
2090 | ||
2091 | /* check event from PCH */ | |
2092 | if (de_iir & DE_PCH_EVENT) { | |
2093 | u32 pch_iir = I915_READ(SDEIIR); | |
2094 | ||
2095 | if (HAS_PCH_CPT(dev)) | |
2096 | cpt_irq_handler(dev, pch_iir); | |
2097 | else | |
2098 | ibx_irq_handler(dev, pch_iir); | |
2099 | ||
2100 | /* should clear PCH hotplug event before clear CPU irq */ | |
2101 | I915_WRITE(SDEIIR, pch_iir); | |
2102 | } | |
2103 | ||
2104 | if (IS_GEN5(dev) && de_iir & DE_PCU_EVENT) | |
2105 | ironlake_rps_change_irq_handler(dev); | |
2106 | } | |
2107 | ||
9719fb98 PZ |
2108 | static void ivb_display_irq_handler(struct drm_device *dev, u32 de_iir) |
2109 | { | |
2110 | struct drm_i915_private *dev_priv = dev->dev_private; | |
07d27e20 | 2111 | enum pipe pipe; |
9719fb98 PZ |
2112 | |
2113 | if (de_iir & DE_ERR_INT_IVB) | |
2114 | ivb_err_int_handler(dev); | |
2115 | ||
2116 | if (de_iir & DE_AUX_CHANNEL_A_IVB) | |
2117 | dp_aux_irq_handler(dev); | |
2118 | ||
2119 | if (de_iir & DE_GSE_IVB) | |
2120 | intel_opregion_asle_intr(dev); | |
2121 | ||
055e393f | 2122 | for_each_pipe(dev_priv, pipe) { |
d6bbafa1 CW |
2123 | if (de_iir & (DE_PIPE_VBLANK_IVB(pipe)) && |
2124 | intel_pipe_handle_vblank(dev, pipe)) | |
2125 | intel_check_page_flip(dev, pipe); | |
40da17c2 DV |
2126 | |
2127 | /* plane/pipes map 1:1 on ilk+ */ | |
07d27e20 DL |
2128 | if (de_iir & DE_PLANE_FLIP_DONE_IVB(pipe)) { |
2129 | intel_prepare_page_flip(dev, pipe); | |
2130 | intel_finish_page_flip_plane(dev, pipe); | |
9719fb98 PZ |
2131 | } |
2132 | } | |
2133 | ||
2134 | /* check event from PCH */ | |
2135 | if (!HAS_PCH_NOP(dev) && (de_iir & DE_PCH_EVENT_IVB)) { | |
2136 | u32 pch_iir = I915_READ(SDEIIR); | |
2137 | ||
2138 | cpt_irq_handler(dev, pch_iir); | |
2139 | ||
2140 | /* clear PCH hotplug event before clear CPU irq */ | |
2141 | I915_WRITE(SDEIIR, pch_iir); | |
2142 | } | |
2143 | } | |
2144 | ||
72c90f62 OM |
2145 | /* |
2146 | * To handle irqs with the minimum potential races with fresh interrupts, we: | |
2147 | * 1 - Disable Master Interrupt Control. | |
2148 | * 2 - Find the source(s) of the interrupt. | |
2149 | * 3 - Clear the Interrupt Identity bits (IIR). | |
2150 | * 4 - Process the interrupt(s) that had bits set in the IIRs. | |
2151 | * 5 - Re-enable Master Interrupt Control. | |
2152 | */ | |
f1af8fc1 | 2153 | static irqreturn_t ironlake_irq_handler(int irq, void *arg) |
b1f14ad0 | 2154 | { |
45a83f84 | 2155 | struct drm_device *dev = arg; |
2d1013dd | 2156 | struct drm_i915_private *dev_priv = dev->dev_private; |
f1af8fc1 | 2157 | u32 de_iir, gt_iir, de_ier, sde_ier = 0; |
0e43406b | 2158 | irqreturn_t ret = IRQ_NONE; |
b1f14ad0 | 2159 | |
2dd2a883 ID |
2160 | if (!intel_irqs_enabled(dev_priv)) |
2161 | return IRQ_NONE; | |
2162 | ||
8664281b PZ |
2163 | /* We get interrupts on unclaimed registers, so check for this before we |
2164 | * do any I915_{READ,WRITE}. */ | |
907b28c5 | 2165 | intel_uncore_check_errors(dev); |
8664281b | 2166 | |
b1f14ad0 JB |
2167 | /* disable master interrupt before clearing iir */ |
2168 | de_ier = I915_READ(DEIER); | |
2169 | I915_WRITE(DEIER, de_ier & ~DE_MASTER_IRQ_CONTROL); | |
23a78516 | 2170 | POSTING_READ(DEIER); |
b1f14ad0 | 2171 | |
44498aea PZ |
2172 | /* Disable south interrupts. We'll only write to SDEIIR once, so further |
2173 | * interrupts will will be stored on its back queue, and then we'll be | |
2174 | * able to process them after we restore SDEIER (as soon as we restore | |
2175 | * it, we'll get an interrupt if SDEIIR still has something to process | |
2176 | * due to its back queue). */ | |
ab5c608b BW |
2177 | if (!HAS_PCH_NOP(dev)) { |
2178 | sde_ier = I915_READ(SDEIER); | |
2179 | I915_WRITE(SDEIER, 0); | |
2180 | POSTING_READ(SDEIER); | |
2181 | } | |
44498aea | 2182 | |
72c90f62 OM |
2183 | /* Find, clear, then process each source of interrupt */ |
2184 | ||
b1f14ad0 | 2185 | gt_iir = I915_READ(GTIIR); |
0e43406b | 2186 | if (gt_iir) { |
72c90f62 OM |
2187 | I915_WRITE(GTIIR, gt_iir); |
2188 | ret = IRQ_HANDLED; | |
d8fc8a47 | 2189 | if (INTEL_INFO(dev)->gen >= 6) |
f1af8fc1 | 2190 | snb_gt_irq_handler(dev, dev_priv, gt_iir); |
d8fc8a47 PZ |
2191 | else |
2192 | ilk_gt_irq_handler(dev, dev_priv, gt_iir); | |
b1f14ad0 JB |
2193 | } |
2194 | ||
0e43406b CW |
2195 | de_iir = I915_READ(DEIIR); |
2196 | if (de_iir) { | |
72c90f62 OM |
2197 | I915_WRITE(DEIIR, de_iir); |
2198 | ret = IRQ_HANDLED; | |
f1af8fc1 PZ |
2199 | if (INTEL_INFO(dev)->gen >= 7) |
2200 | ivb_display_irq_handler(dev, de_iir); | |
2201 | else | |
2202 | ilk_display_irq_handler(dev, de_iir); | |
b1f14ad0 JB |
2203 | } |
2204 | ||
f1af8fc1 PZ |
2205 | if (INTEL_INFO(dev)->gen >= 6) { |
2206 | u32 pm_iir = I915_READ(GEN6_PMIIR); | |
2207 | if (pm_iir) { | |
f1af8fc1 PZ |
2208 | I915_WRITE(GEN6_PMIIR, pm_iir); |
2209 | ret = IRQ_HANDLED; | |
72c90f62 | 2210 | gen6_rps_irq_handler(dev_priv, pm_iir); |
f1af8fc1 | 2211 | } |
0e43406b | 2212 | } |
b1f14ad0 | 2213 | |
b1f14ad0 JB |
2214 | I915_WRITE(DEIER, de_ier); |
2215 | POSTING_READ(DEIER); | |
ab5c608b BW |
2216 | if (!HAS_PCH_NOP(dev)) { |
2217 | I915_WRITE(SDEIER, sde_ier); | |
2218 | POSTING_READ(SDEIER); | |
2219 | } | |
b1f14ad0 JB |
2220 | |
2221 | return ret; | |
2222 | } | |
2223 | ||
abd58f01 BW |
2224 | static irqreturn_t gen8_irq_handler(int irq, void *arg) |
2225 | { | |
2226 | struct drm_device *dev = arg; | |
2227 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2228 | u32 master_ctl; | |
2229 | irqreturn_t ret = IRQ_NONE; | |
2230 | uint32_t tmp = 0; | |
c42664cc | 2231 | enum pipe pipe; |
88e04703 JB |
2232 | u32 aux_mask = GEN8_AUX_CHANNEL_A; |
2233 | ||
2dd2a883 ID |
2234 | if (!intel_irqs_enabled(dev_priv)) |
2235 | return IRQ_NONE; | |
2236 | ||
88e04703 JB |
2237 | if (IS_GEN9(dev)) |
2238 | aux_mask |= GEN9_AUX_CHANNEL_B | GEN9_AUX_CHANNEL_C | | |
2239 | GEN9_AUX_CHANNEL_D; | |
abd58f01 | 2240 | |
abd58f01 BW |
2241 | master_ctl = I915_READ(GEN8_MASTER_IRQ); |
2242 | master_ctl &= ~GEN8_MASTER_IRQ_CONTROL; | |
2243 | if (!master_ctl) | |
2244 | return IRQ_NONE; | |
2245 | ||
2246 | I915_WRITE(GEN8_MASTER_IRQ, 0); | |
2247 | POSTING_READ(GEN8_MASTER_IRQ); | |
2248 | ||
38cc46d7 OM |
2249 | /* Find, clear, then process each source of interrupt */ |
2250 | ||
abd58f01 BW |
2251 | ret = gen8_gt_irq_handler(dev, dev_priv, master_ctl); |
2252 | ||
2253 | if (master_ctl & GEN8_DE_MISC_IRQ) { | |
2254 | tmp = I915_READ(GEN8_DE_MISC_IIR); | |
abd58f01 BW |
2255 | if (tmp) { |
2256 | I915_WRITE(GEN8_DE_MISC_IIR, tmp); | |
2257 | ret = IRQ_HANDLED; | |
38cc46d7 OM |
2258 | if (tmp & GEN8_DE_MISC_GSE) |
2259 | intel_opregion_asle_intr(dev); | |
2260 | else | |
2261 | DRM_ERROR("Unexpected DE Misc interrupt\n"); | |
abd58f01 | 2262 | } |
38cc46d7 OM |
2263 | else |
2264 | DRM_ERROR("The master control interrupt lied (DE MISC)!\n"); | |
abd58f01 BW |
2265 | } |
2266 | ||
6d766f02 DV |
2267 | if (master_ctl & GEN8_DE_PORT_IRQ) { |
2268 | tmp = I915_READ(GEN8_DE_PORT_IIR); | |
6d766f02 DV |
2269 | if (tmp) { |
2270 | I915_WRITE(GEN8_DE_PORT_IIR, tmp); | |
2271 | ret = IRQ_HANDLED; | |
88e04703 JB |
2272 | |
2273 | if (tmp & aux_mask) | |
38cc46d7 OM |
2274 | dp_aux_irq_handler(dev); |
2275 | else | |
2276 | DRM_ERROR("Unexpected DE Port interrupt\n"); | |
6d766f02 | 2277 | } |
38cc46d7 OM |
2278 | else |
2279 | DRM_ERROR("The master control interrupt lied (DE PORT)!\n"); | |
6d766f02 DV |
2280 | } |
2281 | ||
055e393f | 2282 | for_each_pipe(dev_priv, pipe) { |
770de83d | 2283 | uint32_t pipe_iir, flip_done = 0, fault_errors = 0; |
abd58f01 | 2284 | |
c42664cc DV |
2285 | if (!(master_ctl & GEN8_DE_PIPE_IRQ(pipe))) |
2286 | continue; | |
abd58f01 | 2287 | |
c42664cc | 2288 | pipe_iir = I915_READ(GEN8_DE_PIPE_IIR(pipe)); |
c42664cc DV |
2289 | if (pipe_iir) { |
2290 | ret = IRQ_HANDLED; | |
2291 | I915_WRITE(GEN8_DE_PIPE_IIR(pipe), pipe_iir); | |
770de83d | 2292 | |
d6bbafa1 CW |
2293 | if (pipe_iir & GEN8_PIPE_VBLANK && |
2294 | intel_pipe_handle_vblank(dev, pipe)) | |
2295 | intel_check_page_flip(dev, pipe); | |
38cc46d7 | 2296 | |
770de83d DL |
2297 | if (IS_GEN9(dev)) |
2298 | flip_done = pipe_iir & GEN9_PIPE_PLANE1_FLIP_DONE; | |
2299 | else | |
2300 | flip_done = pipe_iir & GEN8_PIPE_PRIMARY_FLIP_DONE; | |
2301 | ||
2302 | if (flip_done) { | |
38cc46d7 OM |
2303 | intel_prepare_page_flip(dev, pipe); |
2304 | intel_finish_page_flip_plane(dev, pipe); | |
2305 | } | |
2306 | ||
2307 | if (pipe_iir & GEN8_PIPE_CDCLK_CRC_DONE) | |
2308 | hsw_pipe_crc_irq_handler(dev, pipe); | |
2309 | ||
1f7247c0 DV |
2310 | if (pipe_iir & GEN8_PIPE_FIFO_UNDERRUN) |
2311 | intel_cpu_fifo_underrun_irq_handler(dev_priv, | |
2312 | pipe); | |
38cc46d7 | 2313 | |
770de83d DL |
2314 | |
2315 | if (IS_GEN9(dev)) | |
2316 | fault_errors = pipe_iir & GEN9_DE_PIPE_IRQ_FAULT_ERRORS; | |
2317 | else | |
2318 | fault_errors = pipe_iir & GEN8_DE_PIPE_IRQ_FAULT_ERRORS; | |
2319 | ||
2320 | if (fault_errors) | |
38cc46d7 OM |
2321 | DRM_ERROR("Fault errors on pipe %c\n: 0x%08x", |
2322 | pipe_name(pipe), | |
2323 | pipe_iir & GEN8_DE_PIPE_IRQ_FAULT_ERRORS); | |
c42664cc | 2324 | } else |
abd58f01 BW |
2325 | DRM_ERROR("The master control interrupt lied (DE PIPE)!\n"); |
2326 | } | |
2327 | ||
92d03a80 DV |
2328 | if (!HAS_PCH_NOP(dev) && master_ctl & GEN8_DE_PCH_IRQ) { |
2329 | /* | |
2330 | * FIXME(BDW): Assume for now that the new interrupt handling | |
2331 | * scheme also closed the SDE interrupt handling race we've seen | |
2332 | * on older pch-split platforms. But this needs testing. | |
2333 | */ | |
2334 | u32 pch_iir = I915_READ(SDEIIR); | |
92d03a80 DV |
2335 | if (pch_iir) { |
2336 | I915_WRITE(SDEIIR, pch_iir); | |
2337 | ret = IRQ_HANDLED; | |
38cc46d7 OM |
2338 | cpt_irq_handler(dev, pch_iir); |
2339 | } else | |
2340 | DRM_ERROR("The master control interrupt lied (SDE)!\n"); | |
2341 | ||
92d03a80 DV |
2342 | } |
2343 | ||
abd58f01 BW |
2344 | I915_WRITE(GEN8_MASTER_IRQ, GEN8_MASTER_IRQ_CONTROL); |
2345 | POSTING_READ(GEN8_MASTER_IRQ); | |
2346 | ||
2347 | return ret; | |
2348 | } | |
2349 | ||
17e1df07 DV |
2350 | static void i915_error_wake_up(struct drm_i915_private *dev_priv, |
2351 | bool reset_completed) | |
2352 | { | |
a4872ba6 | 2353 | struct intel_engine_cs *ring; |
17e1df07 DV |
2354 | int i; |
2355 | ||
2356 | /* | |
2357 | * Notify all waiters for GPU completion events that reset state has | |
2358 | * been changed, and that they need to restart their wait after | |
2359 | * checking for potential errors (and bail out to drop locks if there is | |
2360 | * a gpu reset pending so that i915_error_work_func can acquire them). | |
2361 | */ | |
2362 | ||
2363 | /* Wake up __wait_seqno, potentially holding dev->struct_mutex. */ | |
2364 | for_each_ring(ring, dev_priv, i) | |
2365 | wake_up_all(&ring->irq_queue); | |
2366 | ||
2367 | /* Wake up intel_crtc_wait_for_pending_flips, holding crtc->mutex. */ | |
2368 | wake_up_all(&dev_priv->pending_flip_queue); | |
2369 | ||
2370 | /* | |
2371 | * Signal tasks blocked in i915_gem_wait_for_error that the pending | |
2372 | * reset state is cleared. | |
2373 | */ | |
2374 | if (reset_completed) | |
2375 | wake_up_all(&dev_priv->gpu_error.reset_queue); | |
2376 | } | |
2377 | ||
8a905236 | 2378 | /** |
b8d24a06 | 2379 | * i915_reset_and_wakeup - do process context error handling work |
8a905236 JB |
2380 | * |
2381 | * Fire an error uevent so userspace can see that a hang or error | |
2382 | * was detected. | |
2383 | */ | |
b8d24a06 | 2384 | static void i915_reset_and_wakeup(struct drm_device *dev) |
8a905236 | 2385 | { |
b8d24a06 MK |
2386 | struct drm_i915_private *dev_priv = to_i915(dev); |
2387 | struct i915_gpu_error *error = &dev_priv->gpu_error; | |
cce723ed BW |
2388 | char *error_event[] = { I915_ERROR_UEVENT "=1", NULL }; |
2389 | char *reset_event[] = { I915_RESET_UEVENT "=1", NULL }; | |
2390 | char *reset_done_event[] = { I915_ERROR_UEVENT "=0", NULL }; | |
17e1df07 | 2391 | int ret; |
8a905236 | 2392 | |
5bdebb18 | 2393 | kobject_uevent_env(&dev->primary->kdev->kobj, KOBJ_CHANGE, error_event); |
f316a42c | 2394 | |
7db0ba24 DV |
2395 | /* |
2396 | * Note that there's only one work item which does gpu resets, so we | |
2397 | * need not worry about concurrent gpu resets potentially incrementing | |
2398 | * error->reset_counter twice. We only need to take care of another | |
2399 | * racing irq/hangcheck declaring the gpu dead for a second time. A | |
2400 | * quick check for that is good enough: schedule_work ensures the | |
2401 | * correct ordering between hang detection and this work item, and since | |
2402 | * the reset in-progress bit is only ever set by code outside of this | |
2403 | * work we don't need to worry about any other races. | |
2404 | */ | |
2405 | if (i915_reset_in_progress(error) && !i915_terminally_wedged(error)) { | |
f803aa55 | 2406 | DRM_DEBUG_DRIVER("resetting chip\n"); |
5bdebb18 | 2407 | kobject_uevent_env(&dev->primary->kdev->kobj, KOBJ_CHANGE, |
7db0ba24 | 2408 | reset_event); |
1f83fee0 | 2409 | |
f454c694 ID |
2410 | /* |
2411 | * In most cases it's guaranteed that we get here with an RPM | |
2412 | * reference held, for example because there is a pending GPU | |
2413 | * request that won't finish until the reset is done. This | |
2414 | * isn't the case at least when we get here by doing a | |
2415 | * simulated reset via debugs, so get an RPM reference. | |
2416 | */ | |
2417 | intel_runtime_pm_get(dev_priv); | |
7514747d VS |
2418 | |
2419 | intel_prepare_reset(dev); | |
2420 | ||
17e1df07 DV |
2421 | /* |
2422 | * All state reset _must_ be completed before we update the | |
2423 | * reset counter, for otherwise waiters might miss the reset | |
2424 | * pending state and not properly drop locks, resulting in | |
2425 | * deadlocks with the reset work. | |
2426 | */ | |
f69061be DV |
2427 | ret = i915_reset(dev); |
2428 | ||
7514747d | 2429 | intel_finish_reset(dev); |
17e1df07 | 2430 | |
f454c694 ID |
2431 | intel_runtime_pm_put(dev_priv); |
2432 | ||
f69061be DV |
2433 | if (ret == 0) { |
2434 | /* | |
2435 | * After all the gem state is reset, increment the reset | |
2436 | * counter and wake up everyone waiting for the reset to | |
2437 | * complete. | |
2438 | * | |
2439 | * Since unlock operations are a one-sided barrier only, | |
2440 | * we need to insert a barrier here to order any seqno | |
2441 | * updates before | |
2442 | * the counter increment. | |
2443 | */ | |
4e857c58 | 2444 | smp_mb__before_atomic(); |
f69061be DV |
2445 | atomic_inc(&dev_priv->gpu_error.reset_counter); |
2446 | ||
5bdebb18 | 2447 | kobject_uevent_env(&dev->primary->kdev->kobj, |
f69061be | 2448 | KOBJ_CHANGE, reset_done_event); |
1f83fee0 | 2449 | } else { |
2ac0f450 | 2450 | atomic_set_mask(I915_WEDGED, &error->reset_counter); |
f316a42c | 2451 | } |
1f83fee0 | 2452 | |
17e1df07 DV |
2453 | /* |
2454 | * Note: The wake_up also serves as a memory barrier so that | |
2455 | * waiters see the update value of the reset counter atomic_t. | |
2456 | */ | |
2457 | i915_error_wake_up(dev_priv, true); | |
f316a42c | 2458 | } |
8a905236 JB |
2459 | } |
2460 | ||
35aed2e6 | 2461 | static void i915_report_and_clear_eir(struct drm_device *dev) |
8a905236 JB |
2462 | { |
2463 | struct drm_i915_private *dev_priv = dev->dev_private; | |
bd9854f9 | 2464 | uint32_t instdone[I915_NUM_INSTDONE_REG]; |
8a905236 | 2465 | u32 eir = I915_READ(EIR); |
050ee91f | 2466 | int pipe, i; |
8a905236 | 2467 | |
35aed2e6 CW |
2468 | if (!eir) |
2469 | return; | |
8a905236 | 2470 | |
a70491cc | 2471 | pr_err("render error detected, EIR: 0x%08x\n", eir); |
8a905236 | 2472 | |
bd9854f9 BW |
2473 | i915_get_extra_instdone(dev, instdone); |
2474 | ||
8a905236 JB |
2475 | if (IS_G4X(dev)) { |
2476 | if (eir & (GM45_ERROR_MEM_PRIV | GM45_ERROR_CP_PRIV)) { | |
2477 | u32 ipeir = I915_READ(IPEIR_I965); | |
2478 | ||
a70491cc JP |
2479 | pr_err(" IPEIR: 0x%08x\n", I915_READ(IPEIR_I965)); |
2480 | pr_err(" IPEHR: 0x%08x\n", I915_READ(IPEHR_I965)); | |
050ee91f BW |
2481 | for (i = 0; i < ARRAY_SIZE(instdone); i++) |
2482 | pr_err(" INSTDONE_%d: 0x%08x\n", i, instdone[i]); | |
a70491cc | 2483 | pr_err(" INSTPS: 0x%08x\n", I915_READ(INSTPS)); |
a70491cc | 2484 | pr_err(" ACTHD: 0x%08x\n", I915_READ(ACTHD_I965)); |
8a905236 | 2485 | I915_WRITE(IPEIR_I965, ipeir); |
3143a2bf | 2486 | POSTING_READ(IPEIR_I965); |
8a905236 JB |
2487 | } |
2488 | if (eir & GM45_ERROR_PAGE_TABLE) { | |
2489 | u32 pgtbl_err = I915_READ(PGTBL_ER); | |
a70491cc JP |
2490 | pr_err("page table error\n"); |
2491 | pr_err(" PGTBL_ER: 0x%08x\n", pgtbl_err); | |
8a905236 | 2492 | I915_WRITE(PGTBL_ER, pgtbl_err); |
3143a2bf | 2493 | POSTING_READ(PGTBL_ER); |
8a905236 JB |
2494 | } |
2495 | } | |
2496 | ||
a6c45cf0 | 2497 | if (!IS_GEN2(dev)) { |
8a905236 JB |
2498 | if (eir & I915_ERROR_PAGE_TABLE) { |
2499 | u32 pgtbl_err = I915_READ(PGTBL_ER); | |
a70491cc JP |
2500 | pr_err("page table error\n"); |
2501 | pr_err(" PGTBL_ER: 0x%08x\n", pgtbl_err); | |
8a905236 | 2502 | I915_WRITE(PGTBL_ER, pgtbl_err); |
3143a2bf | 2503 | POSTING_READ(PGTBL_ER); |
8a905236 JB |
2504 | } |
2505 | } | |
2506 | ||
2507 | if (eir & I915_ERROR_MEMORY_REFRESH) { | |
a70491cc | 2508 | pr_err("memory refresh error:\n"); |
055e393f | 2509 | for_each_pipe(dev_priv, pipe) |
a70491cc | 2510 | pr_err("pipe %c stat: 0x%08x\n", |
9db4a9c7 | 2511 | pipe_name(pipe), I915_READ(PIPESTAT(pipe))); |
8a905236 JB |
2512 | /* pipestat has already been acked */ |
2513 | } | |
2514 | if (eir & I915_ERROR_INSTRUCTION) { | |
a70491cc JP |
2515 | pr_err("instruction error\n"); |
2516 | pr_err(" INSTPM: 0x%08x\n", I915_READ(INSTPM)); | |
050ee91f BW |
2517 | for (i = 0; i < ARRAY_SIZE(instdone); i++) |
2518 | pr_err(" INSTDONE_%d: 0x%08x\n", i, instdone[i]); | |
a6c45cf0 | 2519 | if (INTEL_INFO(dev)->gen < 4) { |
8a905236 JB |
2520 | u32 ipeir = I915_READ(IPEIR); |
2521 | ||
a70491cc JP |
2522 | pr_err(" IPEIR: 0x%08x\n", I915_READ(IPEIR)); |
2523 | pr_err(" IPEHR: 0x%08x\n", I915_READ(IPEHR)); | |
a70491cc | 2524 | pr_err(" ACTHD: 0x%08x\n", I915_READ(ACTHD)); |
8a905236 | 2525 | I915_WRITE(IPEIR, ipeir); |
3143a2bf | 2526 | POSTING_READ(IPEIR); |
8a905236 JB |
2527 | } else { |
2528 | u32 ipeir = I915_READ(IPEIR_I965); | |
2529 | ||
a70491cc JP |
2530 | pr_err(" IPEIR: 0x%08x\n", I915_READ(IPEIR_I965)); |
2531 | pr_err(" IPEHR: 0x%08x\n", I915_READ(IPEHR_I965)); | |
a70491cc | 2532 | pr_err(" INSTPS: 0x%08x\n", I915_READ(INSTPS)); |
a70491cc | 2533 | pr_err(" ACTHD: 0x%08x\n", I915_READ(ACTHD_I965)); |
8a905236 | 2534 | I915_WRITE(IPEIR_I965, ipeir); |
3143a2bf | 2535 | POSTING_READ(IPEIR_I965); |
8a905236 JB |
2536 | } |
2537 | } | |
2538 | ||
2539 | I915_WRITE(EIR, eir); | |
3143a2bf | 2540 | POSTING_READ(EIR); |
8a905236 JB |
2541 | eir = I915_READ(EIR); |
2542 | if (eir) { | |
2543 | /* | |
2544 | * some errors might have become stuck, | |
2545 | * mask them. | |
2546 | */ | |
2547 | DRM_ERROR("EIR stuck: 0x%08x, masking\n", eir); | |
2548 | I915_WRITE(EMR, I915_READ(EMR) | eir); | |
2549 | I915_WRITE(IIR, I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT); | |
2550 | } | |
35aed2e6 CW |
2551 | } |
2552 | ||
2553 | /** | |
b8d24a06 | 2554 | * i915_handle_error - handle a gpu error |
35aed2e6 CW |
2555 | * @dev: drm device |
2556 | * | |
b8d24a06 | 2557 | * Do some basic checking of regsiter state at error time and |
35aed2e6 CW |
2558 | * dump it to the syslog. Also call i915_capture_error_state() to make |
2559 | * sure we get a record and make it available in debugfs. Fire a uevent | |
2560 | * so userspace knows something bad happened (should trigger collection | |
2561 | * of a ring dump etc.). | |
2562 | */ | |
58174462 MK |
2563 | void i915_handle_error(struct drm_device *dev, bool wedged, |
2564 | const char *fmt, ...) | |
35aed2e6 CW |
2565 | { |
2566 | struct drm_i915_private *dev_priv = dev->dev_private; | |
58174462 MK |
2567 | va_list args; |
2568 | char error_msg[80]; | |
35aed2e6 | 2569 | |
58174462 MK |
2570 | va_start(args, fmt); |
2571 | vscnprintf(error_msg, sizeof(error_msg), fmt, args); | |
2572 | va_end(args); | |
2573 | ||
2574 | i915_capture_error_state(dev, wedged, error_msg); | |
35aed2e6 | 2575 | i915_report_and_clear_eir(dev); |
8a905236 | 2576 | |
ba1234d1 | 2577 | if (wedged) { |
f69061be DV |
2578 | atomic_set_mask(I915_RESET_IN_PROGRESS_FLAG, |
2579 | &dev_priv->gpu_error.reset_counter); | |
ba1234d1 | 2580 | |
11ed50ec | 2581 | /* |
b8d24a06 MK |
2582 | * Wakeup waiting processes so that the reset function |
2583 | * i915_reset_and_wakeup doesn't deadlock trying to grab | |
2584 | * various locks. By bumping the reset counter first, the woken | |
17e1df07 DV |
2585 | * processes will see a reset in progress and back off, |
2586 | * releasing their locks and then wait for the reset completion. | |
2587 | * We must do this for _all_ gpu waiters that might hold locks | |
2588 | * that the reset work needs to acquire. | |
2589 | * | |
2590 | * Note: The wake_up serves as the required memory barrier to | |
2591 | * ensure that the waiters see the updated value of the reset | |
2592 | * counter atomic_t. | |
11ed50ec | 2593 | */ |
17e1df07 | 2594 | i915_error_wake_up(dev_priv, false); |
11ed50ec BG |
2595 | } |
2596 | ||
b8d24a06 | 2597 | i915_reset_and_wakeup(dev); |
8a905236 JB |
2598 | } |
2599 | ||
42f52ef8 KP |
2600 | /* Called from drm generic code, passed 'crtc' which |
2601 | * we use as a pipe index | |
2602 | */ | |
f71d4af4 | 2603 | static int i915_enable_vblank(struct drm_device *dev, int pipe) |
0a3e67a4 | 2604 | { |
2d1013dd | 2605 | struct drm_i915_private *dev_priv = dev->dev_private; |
e9d21d7f | 2606 | unsigned long irqflags; |
71e0ffa5 | 2607 | |
1ec14ad3 | 2608 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
f796cf8f | 2609 | if (INTEL_INFO(dev)->gen >= 4) |
7c463586 | 2610 | i915_enable_pipestat(dev_priv, pipe, |
755e9019 | 2611 | PIPE_START_VBLANK_INTERRUPT_STATUS); |
e9d21d7f | 2612 | else |
7c463586 | 2613 | i915_enable_pipestat(dev_priv, pipe, |
755e9019 | 2614 | PIPE_VBLANK_INTERRUPT_STATUS); |
1ec14ad3 | 2615 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
8692d00e | 2616 | |
0a3e67a4 JB |
2617 | return 0; |
2618 | } | |
2619 | ||
f71d4af4 | 2620 | static int ironlake_enable_vblank(struct drm_device *dev, int pipe) |
f796cf8f | 2621 | { |
2d1013dd | 2622 | struct drm_i915_private *dev_priv = dev->dev_private; |
f796cf8f | 2623 | unsigned long irqflags; |
b518421f | 2624 | uint32_t bit = (INTEL_INFO(dev)->gen >= 7) ? DE_PIPE_VBLANK_IVB(pipe) : |
40da17c2 | 2625 | DE_PIPE_VBLANK(pipe); |
f796cf8f | 2626 | |
f796cf8f | 2627 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
b518421f | 2628 | ironlake_enable_display_irq(dev_priv, bit); |
b1f14ad0 JB |
2629 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2630 | ||
2631 | return 0; | |
2632 | } | |
2633 | ||
7e231dbe JB |
2634 | static int valleyview_enable_vblank(struct drm_device *dev, int pipe) |
2635 | { | |
2d1013dd | 2636 | struct drm_i915_private *dev_priv = dev->dev_private; |
7e231dbe | 2637 | unsigned long irqflags; |
7e231dbe | 2638 | |
7e231dbe | 2639 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
31acc7f5 | 2640 | i915_enable_pipestat(dev_priv, pipe, |
755e9019 | 2641 | PIPE_START_VBLANK_INTERRUPT_STATUS); |
7e231dbe JB |
2642 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2643 | ||
2644 | return 0; | |
2645 | } | |
2646 | ||
abd58f01 BW |
2647 | static int gen8_enable_vblank(struct drm_device *dev, int pipe) |
2648 | { | |
2649 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2650 | unsigned long irqflags; | |
abd58f01 | 2651 | |
abd58f01 | 2652 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
7167d7c6 DV |
2653 | dev_priv->de_irq_mask[pipe] &= ~GEN8_PIPE_VBLANK; |
2654 | I915_WRITE(GEN8_DE_PIPE_IMR(pipe), dev_priv->de_irq_mask[pipe]); | |
2655 | POSTING_READ(GEN8_DE_PIPE_IMR(pipe)); | |
abd58f01 BW |
2656 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2657 | return 0; | |
2658 | } | |
2659 | ||
42f52ef8 KP |
2660 | /* Called from drm generic code, passed 'crtc' which |
2661 | * we use as a pipe index | |
2662 | */ | |
f71d4af4 | 2663 | static void i915_disable_vblank(struct drm_device *dev, int pipe) |
0a3e67a4 | 2664 | { |
2d1013dd | 2665 | struct drm_i915_private *dev_priv = dev->dev_private; |
e9d21d7f | 2666 | unsigned long irqflags; |
0a3e67a4 | 2667 | |
1ec14ad3 | 2668 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
f796cf8f | 2669 | i915_disable_pipestat(dev_priv, pipe, |
755e9019 ID |
2670 | PIPE_VBLANK_INTERRUPT_STATUS | |
2671 | PIPE_START_VBLANK_INTERRUPT_STATUS); | |
f796cf8f JB |
2672 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2673 | } | |
2674 | ||
f71d4af4 | 2675 | static void ironlake_disable_vblank(struct drm_device *dev, int pipe) |
f796cf8f | 2676 | { |
2d1013dd | 2677 | struct drm_i915_private *dev_priv = dev->dev_private; |
f796cf8f | 2678 | unsigned long irqflags; |
b518421f | 2679 | uint32_t bit = (INTEL_INFO(dev)->gen >= 7) ? DE_PIPE_VBLANK_IVB(pipe) : |
40da17c2 | 2680 | DE_PIPE_VBLANK(pipe); |
f796cf8f JB |
2681 | |
2682 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
b518421f | 2683 | ironlake_disable_display_irq(dev_priv, bit); |
b1f14ad0 JB |
2684 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2685 | } | |
2686 | ||
7e231dbe JB |
2687 | static void valleyview_disable_vblank(struct drm_device *dev, int pipe) |
2688 | { | |
2d1013dd | 2689 | struct drm_i915_private *dev_priv = dev->dev_private; |
7e231dbe | 2690 | unsigned long irqflags; |
7e231dbe JB |
2691 | |
2692 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
31acc7f5 | 2693 | i915_disable_pipestat(dev_priv, pipe, |
755e9019 | 2694 | PIPE_START_VBLANK_INTERRUPT_STATUS); |
7e231dbe JB |
2695 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2696 | } | |
2697 | ||
abd58f01 BW |
2698 | static void gen8_disable_vblank(struct drm_device *dev, int pipe) |
2699 | { | |
2700 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2701 | unsigned long irqflags; | |
abd58f01 | 2702 | |
abd58f01 | 2703 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
7167d7c6 DV |
2704 | dev_priv->de_irq_mask[pipe] |= GEN8_PIPE_VBLANK; |
2705 | I915_WRITE(GEN8_DE_PIPE_IMR(pipe), dev_priv->de_irq_mask[pipe]); | |
2706 | POSTING_READ(GEN8_DE_PIPE_IMR(pipe)); | |
abd58f01 BW |
2707 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2708 | } | |
2709 | ||
44cdd6d2 JH |
2710 | static struct drm_i915_gem_request * |
2711 | ring_last_request(struct intel_engine_cs *ring) | |
852835f3 | 2712 | { |
893eead0 | 2713 | return list_entry(ring->request_list.prev, |
44cdd6d2 | 2714 | struct drm_i915_gem_request, list); |
893eead0 CW |
2715 | } |
2716 | ||
9107e9d2 | 2717 | static bool |
44cdd6d2 | 2718 | ring_idle(struct intel_engine_cs *ring) |
9107e9d2 CW |
2719 | { |
2720 | return (list_empty(&ring->request_list) || | |
1b5a433a | 2721 | i915_gem_request_completed(ring_last_request(ring), false)); |
f65d9421 BG |
2722 | } |
2723 | ||
a028c4b0 DV |
2724 | static bool |
2725 | ipehr_is_semaphore_wait(struct drm_device *dev, u32 ipehr) | |
2726 | { | |
2727 | if (INTEL_INFO(dev)->gen >= 8) { | |
a6cdb93a | 2728 | return (ipehr >> 23) == 0x1c; |
a028c4b0 DV |
2729 | } else { |
2730 | ipehr &= ~MI_SEMAPHORE_SYNC_MASK; | |
2731 | return ipehr == (MI_SEMAPHORE_MBOX | MI_SEMAPHORE_COMPARE | | |
2732 | MI_SEMAPHORE_REGISTER); | |
2733 | } | |
2734 | } | |
2735 | ||
a4872ba6 | 2736 | static struct intel_engine_cs * |
a6cdb93a | 2737 | semaphore_wait_to_signaller_ring(struct intel_engine_cs *ring, u32 ipehr, u64 offset) |
921d42ea DV |
2738 | { |
2739 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
a4872ba6 | 2740 | struct intel_engine_cs *signaller; |
921d42ea DV |
2741 | int i; |
2742 | ||
2743 | if (INTEL_INFO(dev_priv->dev)->gen >= 8) { | |
a6cdb93a RV |
2744 | for_each_ring(signaller, dev_priv, i) { |
2745 | if (ring == signaller) | |
2746 | continue; | |
2747 | ||
2748 | if (offset == signaller->semaphore.signal_ggtt[ring->id]) | |
2749 | return signaller; | |
2750 | } | |
921d42ea DV |
2751 | } else { |
2752 | u32 sync_bits = ipehr & MI_SEMAPHORE_SYNC_MASK; | |
2753 | ||
2754 | for_each_ring(signaller, dev_priv, i) { | |
2755 | if(ring == signaller) | |
2756 | continue; | |
2757 | ||
ebc348b2 | 2758 | if (sync_bits == signaller->semaphore.mbox.wait[ring->id]) |
921d42ea DV |
2759 | return signaller; |
2760 | } | |
2761 | } | |
2762 | ||
a6cdb93a RV |
2763 | DRM_ERROR("No signaller ring found for ring %i, ipehr 0x%08x, offset 0x%016llx\n", |
2764 | ring->id, ipehr, offset); | |
921d42ea DV |
2765 | |
2766 | return NULL; | |
2767 | } | |
2768 | ||
a4872ba6 OM |
2769 | static struct intel_engine_cs * |
2770 | semaphore_waits_for(struct intel_engine_cs *ring, u32 *seqno) | |
a24a11e6 CW |
2771 | { |
2772 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
88fe429d | 2773 | u32 cmd, ipehr, head; |
a6cdb93a RV |
2774 | u64 offset = 0; |
2775 | int i, backwards; | |
a24a11e6 CW |
2776 | |
2777 | ipehr = I915_READ(RING_IPEHR(ring->mmio_base)); | |
a028c4b0 | 2778 | if (!ipehr_is_semaphore_wait(ring->dev, ipehr)) |
6274f212 | 2779 | return NULL; |
a24a11e6 | 2780 | |
88fe429d DV |
2781 | /* |
2782 | * HEAD is likely pointing to the dword after the actual command, | |
2783 | * so scan backwards until we find the MBOX. But limit it to just 3 | |
a6cdb93a RV |
2784 | * or 4 dwords depending on the semaphore wait command size. |
2785 | * Note that we don't care about ACTHD here since that might | |
88fe429d DV |
2786 | * point at at batch, and semaphores are always emitted into the |
2787 | * ringbuffer itself. | |
a24a11e6 | 2788 | */ |
88fe429d | 2789 | head = I915_READ_HEAD(ring) & HEAD_ADDR; |
a6cdb93a | 2790 | backwards = (INTEL_INFO(ring->dev)->gen >= 8) ? 5 : 4; |
88fe429d | 2791 | |
a6cdb93a | 2792 | for (i = backwards; i; --i) { |
88fe429d DV |
2793 | /* |
2794 | * Be paranoid and presume the hw has gone off into the wild - | |
2795 | * our ring is smaller than what the hardware (and hence | |
2796 | * HEAD_ADDR) allows. Also handles wrap-around. | |
2797 | */ | |
ee1b1e5e | 2798 | head &= ring->buffer->size - 1; |
88fe429d DV |
2799 | |
2800 | /* This here seems to blow up */ | |
ee1b1e5e | 2801 | cmd = ioread32(ring->buffer->virtual_start + head); |
a24a11e6 CW |
2802 | if (cmd == ipehr) |
2803 | break; | |
2804 | ||
88fe429d DV |
2805 | head -= 4; |
2806 | } | |
a24a11e6 | 2807 | |
88fe429d DV |
2808 | if (!i) |
2809 | return NULL; | |
a24a11e6 | 2810 | |
ee1b1e5e | 2811 | *seqno = ioread32(ring->buffer->virtual_start + head + 4) + 1; |
a6cdb93a RV |
2812 | if (INTEL_INFO(ring->dev)->gen >= 8) { |
2813 | offset = ioread32(ring->buffer->virtual_start + head + 12); | |
2814 | offset <<= 32; | |
2815 | offset = ioread32(ring->buffer->virtual_start + head + 8); | |
2816 | } | |
2817 | return semaphore_wait_to_signaller_ring(ring, ipehr, offset); | |
a24a11e6 CW |
2818 | } |
2819 | ||
a4872ba6 | 2820 | static int semaphore_passed(struct intel_engine_cs *ring) |
6274f212 CW |
2821 | { |
2822 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
a4872ba6 | 2823 | struct intel_engine_cs *signaller; |
a0d036b0 | 2824 | u32 seqno; |
6274f212 | 2825 | |
4be17381 | 2826 | ring->hangcheck.deadlock++; |
6274f212 CW |
2827 | |
2828 | signaller = semaphore_waits_for(ring, &seqno); | |
4be17381 CW |
2829 | if (signaller == NULL) |
2830 | return -1; | |
2831 | ||
2832 | /* Prevent pathological recursion due to driver bugs */ | |
2833 | if (signaller->hangcheck.deadlock >= I915_NUM_RINGS) | |
6274f212 CW |
2834 | return -1; |
2835 | ||
4be17381 CW |
2836 | if (i915_seqno_passed(signaller->get_seqno(signaller, false), seqno)) |
2837 | return 1; | |
2838 | ||
a0d036b0 CW |
2839 | /* cursory check for an unkickable deadlock */ |
2840 | if (I915_READ_CTL(signaller) & RING_WAIT_SEMAPHORE && | |
2841 | semaphore_passed(signaller) < 0) | |
4be17381 CW |
2842 | return -1; |
2843 | ||
2844 | return 0; | |
6274f212 CW |
2845 | } |
2846 | ||
2847 | static void semaphore_clear_deadlocks(struct drm_i915_private *dev_priv) | |
2848 | { | |
a4872ba6 | 2849 | struct intel_engine_cs *ring; |
6274f212 CW |
2850 | int i; |
2851 | ||
2852 | for_each_ring(ring, dev_priv, i) | |
4be17381 | 2853 | ring->hangcheck.deadlock = 0; |
6274f212 CW |
2854 | } |
2855 | ||
ad8beaea | 2856 | static enum intel_ring_hangcheck_action |
a4872ba6 | 2857 | ring_stuck(struct intel_engine_cs *ring, u64 acthd) |
1ec14ad3 CW |
2858 | { |
2859 | struct drm_device *dev = ring->dev; | |
2860 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9107e9d2 CW |
2861 | u32 tmp; |
2862 | ||
f260fe7b MK |
2863 | if (acthd != ring->hangcheck.acthd) { |
2864 | if (acthd > ring->hangcheck.max_acthd) { | |
2865 | ring->hangcheck.max_acthd = acthd; | |
2866 | return HANGCHECK_ACTIVE; | |
2867 | } | |
2868 | ||
2869 | return HANGCHECK_ACTIVE_LOOP; | |
2870 | } | |
6274f212 | 2871 | |
9107e9d2 | 2872 | if (IS_GEN2(dev)) |
f2f4d82f | 2873 | return HANGCHECK_HUNG; |
9107e9d2 CW |
2874 | |
2875 | /* Is the chip hanging on a WAIT_FOR_EVENT? | |
2876 | * If so we can simply poke the RB_WAIT bit | |
2877 | * and break the hang. This should work on | |
2878 | * all but the second generation chipsets. | |
2879 | */ | |
2880 | tmp = I915_READ_CTL(ring); | |
1ec14ad3 | 2881 | if (tmp & RING_WAIT) { |
58174462 MK |
2882 | i915_handle_error(dev, false, |
2883 | "Kicking stuck wait on %s", | |
2884 | ring->name); | |
1ec14ad3 | 2885 | I915_WRITE_CTL(ring, tmp); |
f2f4d82f | 2886 | return HANGCHECK_KICK; |
6274f212 CW |
2887 | } |
2888 | ||
2889 | if (INTEL_INFO(dev)->gen >= 6 && tmp & RING_WAIT_SEMAPHORE) { | |
2890 | switch (semaphore_passed(ring)) { | |
2891 | default: | |
f2f4d82f | 2892 | return HANGCHECK_HUNG; |
6274f212 | 2893 | case 1: |
58174462 MK |
2894 | i915_handle_error(dev, false, |
2895 | "Kicking stuck semaphore on %s", | |
2896 | ring->name); | |
6274f212 | 2897 | I915_WRITE_CTL(ring, tmp); |
f2f4d82f | 2898 | return HANGCHECK_KICK; |
6274f212 | 2899 | case 0: |
f2f4d82f | 2900 | return HANGCHECK_WAIT; |
6274f212 | 2901 | } |
9107e9d2 | 2902 | } |
ed5cbb03 | 2903 | |
f2f4d82f | 2904 | return HANGCHECK_HUNG; |
ed5cbb03 MK |
2905 | } |
2906 | ||
737b1506 | 2907 | /* |
f65d9421 | 2908 | * This is called when the chip hasn't reported back with completed |
05407ff8 MK |
2909 | * batchbuffers in a long time. We keep track per ring seqno progress and |
2910 | * if there are no progress, hangcheck score for that ring is increased. | |
2911 | * Further, acthd is inspected to see if the ring is stuck. On stuck case | |
2912 | * we kick the ring. If we see no progress on three subsequent calls | |
2913 | * we assume chip is wedged and try to fix it by resetting the chip. | |
f65d9421 | 2914 | */ |
737b1506 | 2915 | static void i915_hangcheck_elapsed(struct work_struct *work) |
f65d9421 | 2916 | { |
737b1506 CW |
2917 | struct drm_i915_private *dev_priv = |
2918 | container_of(work, typeof(*dev_priv), | |
2919 | gpu_error.hangcheck_work.work); | |
2920 | struct drm_device *dev = dev_priv->dev; | |
a4872ba6 | 2921 | struct intel_engine_cs *ring; |
b4519513 | 2922 | int i; |
05407ff8 | 2923 | int busy_count = 0, rings_hung = 0; |
9107e9d2 CW |
2924 | bool stuck[I915_NUM_RINGS] = { 0 }; |
2925 | #define BUSY 1 | |
2926 | #define KICK 5 | |
2927 | #define HUNG 20 | |
893eead0 | 2928 | |
d330a953 | 2929 | if (!i915.enable_hangcheck) |
3e0dc6b0 BW |
2930 | return; |
2931 | ||
b4519513 | 2932 | for_each_ring(ring, dev_priv, i) { |
50877445 CW |
2933 | u64 acthd; |
2934 | u32 seqno; | |
9107e9d2 | 2935 | bool busy = true; |
05407ff8 | 2936 | |
6274f212 CW |
2937 | semaphore_clear_deadlocks(dev_priv); |
2938 | ||
05407ff8 MK |
2939 | seqno = ring->get_seqno(ring, false); |
2940 | acthd = intel_ring_get_active_head(ring); | |
b4519513 | 2941 | |
9107e9d2 | 2942 | if (ring->hangcheck.seqno == seqno) { |
44cdd6d2 | 2943 | if (ring_idle(ring)) { |
da661464 MK |
2944 | ring->hangcheck.action = HANGCHECK_IDLE; |
2945 | ||
9107e9d2 CW |
2946 | if (waitqueue_active(&ring->irq_queue)) { |
2947 | /* Issue a wake-up to catch stuck h/w. */ | |
094f9a54 | 2948 | if (!test_and_set_bit(ring->id, &dev_priv->gpu_error.missed_irq_rings)) { |
f4adcd24 DV |
2949 | if (!(dev_priv->gpu_error.test_irq_rings & intel_ring_flag(ring))) |
2950 | DRM_ERROR("Hangcheck timer elapsed... %s idle\n", | |
2951 | ring->name); | |
2952 | else | |
2953 | DRM_INFO("Fake missed irq on %s\n", | |
2954 | ring->name); | |
094f9a54 CW |
2955 | wake_up_all(&ring->irq_queue); |
2956 | } | |
2957 | /* Safeguard against driver failure */ | |
2958 | ring->hangcheck.score += BUSY; | |
9107e9d2 CW |
2959 | } else |
2960 | busy = false; | |
05407ff8 | 2961 | } else { |
6274f212 CW |
2962 | /* We always increment the hangcheck score |
2963 | * if the ring is busy and still processing | |
2964 | * the same request, so that no single request | |
2965 | * can run indefinitely (such as a chain of | |
2966 | * batches). The only time we do not increment | |
2967 | * the hangcheck score on this ring, if this | |
2968 | * ring is in a legitimate wait for another | |
2969 | * ring. In that case the waiting ring is a | |
2970 | * victim and we want to be sure we catch the | |
2971 | * right culprit. Then every time we do kick | |
2972 | * the ring, add a small increment to the | |
2973 | * score so that we can catch a batch that is | |
2974 | * being repeatedly kicked and so responsible | |
2975 | * for stalling the machine. | |
2976 | */ | |
ad8beaea MK |
2977 | ring->hangcheck.action = ring_stuck(ring, |
2978 | acthd); | |
2979 | ||
2980 | switch (ring->hangcheck.action) { | |
da661464 | 2981 | case HANGCHECK_IDLE: |
f2f4d82f | 2982 | case HANGCHECK_WAIT: |
f2f4d82f | 2983 | case HANGCHECK_ACTIVE: |
f260fe7b MK |
2984 | break; |
2985 | case HANGCHECK_ACTIVE_LOOP: | |
ea04cb31 | 2986 | ring->hangcheck.score += BUSY; |
6274f212 | 2987 | break; |
f2f4d82f | 2988 | case HANGCHECK_KICK: |
ea04cb31 | 2989 | ring->hangcheck.score += KICK; |
6274f212 | 2990 | break; |
f2f4d82f | 2991 | case HANGCHECK_HUNG: |
ea04cb31 | 2992 | ring->hangcheck.score += HUNG; |
6274f212 CW |
2993 | stuck[i] = true; |
2994 | break; | |
2995 | } | |
05407ff8 | 2996 | } |
9107e9d2 | 2997 | } else { |
da661464 MK |
2998 | ring->hangcheck.action = HANGCHECK_ACTIVE; |
2999 | ||
9107e9d2 CW |
3000 | /* Gradually reduce the count so that we catch DoS |
3001 | * attempts across multiple batches. | |
3002 | */ | |
3003 | if (ring->hangcheck.score > 0) | |
3004 | ring->hangcheck.score--; | |
f260fe7b MK |
3005 | |
3006 | ring->hangcheck.acthd = ring->hangcheck.max_acthd = 0; | |
d1e61e7f CW |
3007 | } |
3008 | ||
05407ff8 MK |
3009 | ring->hangcheck.seqno = seqno; |
3010 | ring->hangcheck.acthd = acthd; | |
9107e9d2 | 3011 | busy_count += busy; |
893eead0 | 3012 | } |
b9201c14 | 3013 | |
92cab734 | 3014 | for_each_ring(ring, dev_priv, i) { |
b6b0fac0 | 3015 | if (ring->hangcheck.score >= HANGCHECK_SCORE_RING_HUNG) { |
b8d88d1d DV |
3016 | DRM_INFO("%s on %s\n", |
3017 | stuck[i] ? "stuck" : "no progress", | |
3018 | ring->name); | |
a43adf07 | 3019 | rings_hung++; |
92cab734 MK |
3020 | } |
3021 | } | |
3022 | ||
05407ff8 | 3023 | if (rings_hung) |
58174462 | 3024 | return i915_handle_error(dev, true, "Ring hung"); |
f65d9421 | 3025 | |
05407ff8 MK |
3026 | if (busy_count) |
3027 | /* Reset timer case chip hangs without another request | |
3028 | * being added */ | |
10cd45b6 MK |
3029 | i915_queue_hangcheck(dev); |
3030 | } | |
3031 | ||
3032 | void i915_queue_hangcheck(struct drm_device *dev) | |
3033 | { | |
737b1506 | 3034 | struct i915_gpu_error *e = &to_i915(dev)->gpu_error; |
672e7b7c | 3035 | |
d330a953 | 3036 | if (!i915.enable_hangcheck) |
10cd45b6 MK |
3037 | return; |
3038 | ||
737b1506 CW |
3039 | /* Don't continually defer the hangcheck so that it is always run at |
3040 | * least once after work has been scheduled on any ring. Otherwise, | |
3041 | * we will ignore a hung ring if a second ring is kept busy. | |
3042 | */ | |
3043 | ||
3044 | queue_delayed_work(e->hangcheck_wq, &e->hangcheck_work, | |
3045 | round_jiffies_up_relative(DRM_I915_HANGCHECK_JIFFIES)); | |
f65d9421 BG |
3046 | } |
3047 | ||
1c69eb42 | 3048 | static void ibx_irq_reset(struct drm_device *dev) |
91738a95 PZ |
3049 | { |
3050 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3051 | ||
3052 | if (HAS_PCH_NOP(dev)) | |
3053 | return; | |
3054 | ||
f86f3fb0 | 3055 | GEN5_IRQ_RESET(SDE); |
105b122e PZ |
3056 | |
3057 | if (HAS_PCH_CPT(dev) || HAS_PCH_LPT(dev)) | |
3058 | I915_WRITE(SERR_INT, 0xffffffff); | |
622364b6 | 3059 | } |
105b122e | 3060 | |
622364b6 PZ |
3061 | /* |
3062 | * SDEIER is also touched by the interrupt handler to work around missed PCH | |
3063 | * interrupts. Hence we can't update it after the interrupt handler is enabled - | |
3064 | * instead we unconditionally enable all PCH interrupt sources here, but then | |
3065 | * only unmask them as needed with SDEIMR. | |
3066 | * | |
3067 | * This function needs to be called before interrupts are enabled. | |
3068 | */ | |
3069 | static void ibx_irq_pre_postinstall(struct drm_device *dev) | |
3070 | { | |
3071 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3072 | ||
3073 | if (HAS_PCH_NOP(dev)) | |
3074 | return; | |
3075 | ||
3076 | WARN_ON(I915_READ(SDEIER) != 0); | |
91738a95 PZ |
3077 | I915_WRITE(SDEIER, 0xffffffff); |
3078 | POSTING_READ(SDEIER); | |
3079 | } | |
3080 | ||
7c4d664e | 3081 | static void gen5_gt_irq_reset(struct drm_device *dev) |
d18ea1b5 DV |
3082 | { |
3083 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3084 | ||
f86f3fb0 | 3085 | GEN5_IRQ_RESET(GT); |
a9d356a6 | 3086 | if (INTEL_INFO(dev)->gen >= 6) |
f86f3fb0 | 3087 | GEN5_IRQ_RESET(GEN6_PM); |
d18ea1b5 DV |
3088 | } |
3089 | ||
1da177e4 LT |
3090 | /* drm_dma.h hooks |
3091 | */ | |
be30b29f | 3092 | static void ironlake_irq_reset(struct drm_device *dev) |
036a4a7d | 3093 | { |
2d1013dd | 3094 | struct drm_i915_private *dev_priv = dev->dev_private; |
036a4a7d | 3095 | |
0c841212 | 3096 | I915_WRITE(HWSTAM, 0xffffffff); |
bdfcdb63 | 3097 | |
f86f3fb0 | 3098 | GEN5_IRQ_RESET(DE); |
c6d954c1 PZ |
3099 | if (IS_GEN7(dev)) |
3100 | I915_WRITE(GEN7_ERR_INT, 0xffffffff); | |
036a4a7d | 3101 | |
7c4d664e | 3102 | gen5_gt_irq_reset(dev); |
c650156a | 3103 | |
1c69eb42 | 3104 | ibx_irq_reset(dev); |
7d99163d | 3105 | } |
c650156a | 3106 | |
70591a41 VS |
3107 | static void vlv_display_irq_reset(struct drm_i915_private *dev_priv) |
3108 | { | |
3109 | enum pipe pipe; | |
3110 | ||
3111 | I915_WRITE(PORT_HOTPLUG_EN, 0); | |
3112 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
3113 | ||
3114 | for_each_pipe(dev_priv, pipe) | |
3115 | I915_WRITE(PIPESTAT(pipe), 0xffff); | |
3116 | ||
3117 | GEN5_IRQ_RESET(VLV_); | |
3118 | } | |
3119 | ||
7e231dbe JB |
3120 | static void valleyview_irq_preinstall(struct drm_device *dev) |
3121 | { | |
2d1013dd | 3122 | struct drm_i915_private *dev_priv = dev->dev_private; |
7e231dbe | 3123 | |
7e231dbe JB |
3124 | /* VLV magic */ |
3125 | I915_WRITE(VLV_IMR, 0); | |
3126 | I915_WRITE(RING_IMR(RENDER_RING_BASE), 0); | |
3127 | I915_WRITE(RING_IMR(GEN6_BSD_RING_BASE), 0); | |
3128 | I915_WRITE(RING_IMR(BLT_RING_BASE), 0); | |
3129 | ||
7c4d664e | 3130 | gen5_gt_irq_reset(dev); |
7e231dbe | 3131 | |
7c4cde39 | 3132 | I915_WRITE(DPINVGTT, DPINVGTT_STATUS_MASK); |
7e231dbe | 3133 | |
70591a41 | 3134 | vlv_display_irq_reset(dev_priv); |
7e231dbe JB |
3135 | } |
3136 | ||
d6e3cca3 DV |
3137 | static void gen8_gt_irq_reset(struct drm_i915_private *dev_priv) |
3138 | { | |
3139 | GEN8_IRQ_RESET_NDX(GT, 0); | |
3140 | GEN8_IRQ_RESET_NDX(GT, 1); | |
3141 | GEN8_IRQ_RESET_NDX(GT, 2); | |
3142 | GEN8_IRQ_RESET_NDX(GT, 3); | |
3143 | } | |
3144 | ||
823f6b38 | 3145 | static void gen8_irq_reset(struct drm_device *dev) |
abd58f01 BW |
3146 | { |
3147 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3148 | int pipe; | |
3149 | ||
abd58f01 BW |
3150 | I915_WRITE(GEN8_MASTER_IRQ, 0); |
3151 | POSTING_READ(GEN8_MASTER_IRQ); | |
3152 | ||
d6e3cca3 | 3153 | gen8_gt_irq_reset(dev_priv); |
abd58f01 | 3154 | |
055e393f | 3155 | for_each_pipe(dev_priv, pipe) |
f458ebbc DV |
3156 | if (intel_display_power_is_enabled(dev_priv, |
3157 | POWER_DOMAIN_PIPE(pipe))) | |
813bde43 | 3158 | GEN8_IRQ_RESET_NDX(DE_PIPE, pipe); |
abd58f01 | 3159 | |
f86f3fb0 PZ |
3160 | GEN5_IRQ_RESET(GEN8_DE_PORT_); |
3161 | GEN5_IRQ_RESET(GEN8_DE_MISC_); | |
3162 | GEN5_IRQ_RESET(GEN8_PCU_); | |
abd58f01 | 3163 | |
1c69eb42 | 3164 | ibx_irq_reset(dev); |
abd58f01 | 3165 | } |
09f2344d | 3166 | |
4c6c03be DL |
3167 | void gen8_irq_power_well_post_enable(struct drm_i915_private *dev_priv, |
3168 | unsigned int pipe_mask) | |
d49bdb0e | 3169 | { |
1180e206 | 3170 | uint32_t extra_ier = GEN8_PIPE_VBLANK | GEN8_PIPE_FIFO_UNDERRUN; |
d49bdb0e | 3171 | |
13321786 | 3172 | spin_lock_irq(&dev_priv->irq_lock); |
d14c0343 DL |
3173 | if (pipe_mask & 1 << PIPE_A) |
3174 | GEN8_IRQ_INIT_NDX(DE_PIPE, PIPE_A, | |
3175 | dev_priv->de_irq_mask[PIPE_A], | |
3176 | ~dev_priv->de_irq_mask[PIPE_A] | extra_ier); | |
4c6c03be DL |
3177 | if (pipe_mask & 1 << PIPE_B) |
3178 | GEN8_IRQ_INIT_NDX(DE_PIPE, PIPE_B, | |
3179 | dev_priv->de_irq_mask[PIPE_B], | |
3180 | ~dev_priv->de_irq_mask[PIPE_B] | extra_ier); | |
3181 | if (pipe_mask & 1 << PIPE_C) | |
3182 | GEN8_IRQ_INIT_NDX(DE_PIPE, PIPE_C, | |
3183 | dev_priv->de_irq_mask[PIPE_C], | |
3184 | ~dev_priv->de_irq_mask[PIPE_C] | extra_ier); | |
13321786 | 3185 | spin_unlock_irq(&dev_priv->irq_lock); |
d49bdb0e PZ |
3186 | } |
3187 | ||
43f328d7 VS |
3188 | static void cherryview_irq_preinstall(struct drm_device *dev) |
3189 | { | |
3190 | struct drm_i915_private *dev_priv = dev->dev_private; | |
43f328d7 VS |
3191 | |
3192 | I915_WRITE(GEN8_MASTER_IRQ, 0); | |
3193 | POSTING_READ(GEN8_MASTER_IRQ); | |
3194 | ||
d6e3cca3 | 3195 | gen8_gt_irq_reset(dev_priv); |
43f328d7 VS |
3196 | |
3197 | GEN5_IRQ_RESET(GEN8_PCU_); | |
3198 | ||
43f328d7 VS |
3199 | I915_WRITE(DPINVGTT, DPINVGTT_STATUS_MASK_CHV); |
3200 | ||
70591a41 | 3201 | vlv_display_irq_reset(dev_priv); |
43f328d7 VS |
3202 | } |
3203 | ||
82a28bcf | 3204 | static void ibx_hpd_irq_setup(struct drm_device *dev) |
7fe0b973 | 3205 | { |
2d1013dd | 3206 | struct drm_i915_private *dev_priv = dev->dev_private; |
82a28bcf | 3207 | struct intel_encoder *intel_encoder; |
fee884ed | 3208 | u32 hotplug_irqs, hotplug, enabled_irqs = 0; |
82a28bcf DV |
3209 | |
3210 | if (HAS_PCH_IBX(dev)) { | |
fee884ed | 3211 | hotplug_irqs = SDE_HOTPLUG_MASK; |
b2784e15 | 3212 | for_each_intel_encoder(dev, intel_encoder) |
cd569aed | 3213 | if (dev_priv->hpd_stats[intel_encoder->hpd_pin].hpd_mark == HPD_ENABLED) |
fee884ed | 3214 | enabled_irqs |= hpd_ibx[intel_encoder->hpd_pin]; |
82a28bcf | 3215 | } else { |
fee884ed | 3216 | hotplug_irqs = SDE_HOTPLUG_MASK_CPT; |
b2784e15 | 3217 | for_each_intel_encoder(dev, intel_encoder) |
cd569aed | 3218 | if (dev_priv->hpd_stats[intel_encoder->hpd_pin].hpd_mark == HPD_ENABLED) |
fee884ed | 3219 | enabled_irqs |= hpd_cpt[intel_encoder->hpd_pin]; |
82a28bcf | 3220 | } |
7fe0b973 | 3221 | |
fee884ed | 3222 | ibx_display_interrupt_update(dev_priv, hotplug_irqs, enabled_irqs); |
82a28bcf DV |
3223 | |
3224 | /* | |
3225 | * Enable digital hotplug on the PCH, and configure the DP short pulse | |
3226 | * duration to 2ms (which is the minimum in the Display Port spec) | |
3227 | * | |
3228 | * This register is the same on all known PCH chips. | |
3229 | */ | |
7fe0b973 KP |
3230 | hotplug = I915_READ(PCH_PORT_HOTPLUG); |
3231 | hotplug &= ~(PORTD_PULSE_DURATION_MASK|PORTC_PULSE_DURATION_MASK|PORTB_PULSE_DURATION_MASK); | |
3232 | hotplug |= PORTD_HOTPLUG_ENABLE | PORTD_PULSE_DURATION_2ms; | |
3233 | hotplug |= PORTC_HOTPLUG_ENABLE | PORTC_PULSE_DURATION_2ms; | |
3234 | hotplug |= PORTB_HOTPLUG_ENABLE | PORTB_PULSE_DURATION_2ms; | |
3235 | I915_WRITE(PCH_PORT_HOTPLUG, hotplug); | |
3236 | } | |
3237 | ||
d46da437 PZ |
3238 | static void ibx_irq_postinstall(struct drm_device *dev) |
3239 | { | |
2d1013dd | 3240 | struct drm_i915_private *dev_priv = dev->dev_private; |
82a28bcf | 3241 | u32 mask; |
e5868a31 | 3242 | |
692a04cf DV |
3243 | if (HAS_PCH_NOP(dev)) |
3244 | return; | |
3245 | ||
105b122e | 3246 | if (HAS_PCH_IBX(dev)) |
5c673b60 | 3247 | mask = SDE_GMBUS | SDE_AUX_MASK | SDE_POISON; |
105b122e | 3248 | else |
5c673b60 | 3249 | mask = SDE_GMBUS_CPT | SDE_AUX_MASK_CPT; |
8664281b | 3250 | |
337ba017 | 3251 | GEN5_ASSERT_IIR_IS_ZERO(SDEIIR); |
d46da437 | 3252 | I915_WRITE(SDEIMR, ~mask); |
d46da437 PZ |
3253 | } |
3254 | ||
0a9a8c91 DV |
3255 | static void gen5_gt_irq_postinstall(struct drm_device *dev) |
3256 | { | |
3257 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3258 | u32 pm_irqs, gt_irqs; | |
3259 | ||
3260 | pm_irqs = gt_irqs = 0; | |
3261 | ||
3262 | dev_priv->gt_irq_mask = ~0; | |
040d2baa | 3263 | if (HAS_L3_DPF(dev)) { |
0a9a8c91 | 3264 | /* L3 parity interrupt is always unmasked. */ |
35a85ac6 BW |
3265 | dev_priv->gt_irq_mask = ~GT_PARITY_ERROR(dev); |
3266 | gt_irqs |= GT_PARITY_ERROR(dev); | |
0a9a8c91 DV |
3267 | } |
3268 | ||
3269 | gt_irqs |= GT_RENDER_USER_INTERRUPT; | |
3270 | if (IS_GEN5(dev)) { | |
3271 | gt_irqs |= GT_RENDER_PIPECTL_NOTIFY_INTERRUPT | | |
3272 | ILK_BSD_USER_INTERRUPT; | |
3273 | } else { | |
3274 | gt_irqs |= GT_BLT_USER_INTERRUPT | GT_BSD_USER_INTERRUPT; | |
3275 | } | |
3276 | ||
35079899 | 3277 | GEN5_IRQ_INIT(GT, dev_priv->gt_irq_mask, gt_irqs); |
0a9a8c91 DV |
3278 | |
3279 | if (INTEL_INFO(dev)->gen >= 6) { | |
78e68d36 ID |
3280 | /* |
3281 | * RPS interrupts will get enabled/disabled on demand when RPS | |
3282 | * itself is enabled/disabled. | |
3283 | */ | |
0a9a8c91 DV |
3284 | if (HAS_VEBOX(dev)) |
3285 | pm_irqs |= PM_VEBOX_USER_INTERRUPT; | |
3286 | ||
605cd25b | 3287 | dev_priv->pm_irq_mask = 0xffffffff; |
35079899 | 3288 | GEN5_IRQ_INIT(GEN6_PM, dev_priv->pm_irq_mask, pm_irqs); |
0a9a8c91 DV |
3289 | } |
3290 | } | |
3291 | ||
f71d4af4 | 3292 | static int ironlake_irq_postinstall(struct drm_device *dev) |
036a4a7d | 3293 | { |
2d1013dd | 3294 | struct drm_i915_private *dev_priv = dev->dev_private; |
8e76f8dc PZ |
3295 | u32 display_mask, extra_mask; |
3296 | ||
3297 | if (INTEL_INFO(dev)->gen >= 7) { | |
3298 | display_mask = (DE_MASTER_IRQ_CONTROL | DE_GSE_IVB | | |
3299 | DE_PCH_EVENT_IVB | DE_PLANEC_FLIP_DONE_IVB | | |
3300 | DE_PLANEB_FLIP_DONE_IVB | | |
5c673b60 | 3301 | DE_PLANEA_FLIP_DONE_IVB | DE_AUX_CHANNEL_A_IVB); |
8e76f8dc | 3302 | extra_mask = (DE_PIPEC_VBLANK_IVB | DE_PIPEB_VBLANK_IVB | |
5c673b60 | 3303 | DE_PIPEA_VBLANK_IVB | DE_ERR_INT_IVB); |
8e76f8dc PZ |
3304 | } else { |
3305 | display_mask = (DE_MASTER_IRQ_CONTROL | DE_GSE | DE_PCH_EVENT | | |
3306 | DE_PLANEA_FLIP_DONE | DE_PLANEB_FLIP_DONE | | |
5b3a856b | 3307 | DE_AUX_CHANNEL_A | |
5b3a856b DV |
3308 | DE_PIPEB_CRC_DONE | DE_PIPEA_CRC_DONE | |
3309 | DE_POISON); | |
5c673b60 DV |
3310 | extra_mask = DE_PIPEA_VBLANK | DE_PIPEB_VBLANK | DE_PCU_EVENT | |
3311 | DE_PIPEB_FIFO_UNDERRUN | DE_PIPEA_FIFO_UNDERRUN; | |
8e76f8dc | 3312 | } |
036a4a7d | 3313 | |
1ec14ad3 | 3314 | dev_priv->irq_mask = ~display_mask; |
036a4a7d | 3315 | |
0c841212 PZ |
3316 | I915_WRITE(HWSTAM, 0xeffe); |
3317 | ||
622364b6 PZ |
3318 | ibx_irq_pre_postinstall(dev); |
3319 | ||
35079899 | 3320 | GEN5_IRQ_INIT(DE, dev_priv->irq_mask, display_mask | extra_mask); |
036a4a7d | 3321 | |
0a9a8c91 | 3322 | gen5_gt_irq_postinstall(dev); |
036a4a7d | 3323 | |
d46da437 | 3324 | ibx_irq_postinstall(dev); |
7fe0b973 | 3325 | |
f97108d1 | 3326 | if (IS_IRONLAKE_M(dev)) { |
6005ce42 DV |
3327 | /* Enable PCU event interrupts |
3328 | * | |
3329 | * spinlocking not required here for correctness since interrupt | |
4bc9d430 DV |
3330 | * setup is guaranteed to run in single-threaded context. But we |
3331 | * need it to make the assert_spin_locked happy. */ | |
d6207435 | 3332 | spin_lock_irq(&dev_priv->irq_lock); |
f97108d1 | 3333 | ironlake_enable_display_irq(dev_priv, DE_PCU_EVENT); |
d6207435 | 3334 | spin_unlock_irq(&dev_priv->irq_lock); |
f97108d1 JB |
3335 | } |
3336 | ||
036a4a7d ZW |
3337 | return 0; |
3338 | } | |
3339 | ||
f8b79e58 ID |
3340 | static void valleyview_display_irqs_install(struct drm_i915_private *dev_priv) |
3341 | { | |
3342 | u32 pipestat_mask; | |
3343 | u32 iir_mask; | |
120dda4f | 3344 | enum pipe pipe; |
f8b79e58 ID |
3345 | |
3346 | pipestat_mask = PIPESTAT_INT_STATUS_MASK | | |
3347 | PIPE_FIFO_UNDERRUN_STATUS; | |
3348 | ||
120dda4f VS |
3349 | for_each_pipe(dev_priv, pipe) |
3350 | I915_WRITE(PIPESTAT(pipe), pipestat_mask); | |
f8b79e58 ID |
3351 | POSTING_READ(PIPESTAT(PIPE_A)); |
3352 | ||
3353 | pipestat_mask = PLANE_FLIP_DONE_INT_STATUS_VLV | | |
3354 | PIPE_CRC_DONE_INTERRUPT_STATUS; | |
3355 | ||
120dda4f VS |
3356 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_GMBUS_INTERRUPT_STATUS); |
3357 | for_each_pipe(dev_priv, pipe) | |
3358 | i915_enable_pipestat(dev_priv, pipe, pipestat_mask); | |
f8b79e58 ID |
3359 | |
3360 | iir_mask = I915_DISPLAY_PORT_INTERRUPT | | |
3361 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3362 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT; | |
120dda4f VS |
3363 | if (IS_CHERRYVIEW(dev_priv)) |
3364 | iir_mask |= I915_DISPLAY_PIPE_C_EVENT_INTERRUPT; | |
f8b79e58 ID |
3365 | dev_priv->irq_mask &= ~iir_mask; |
3366 | ||
3367 | I915_WRITE(VLV_IIR, iir_mask); | |
3368 | I915_WRITE(VLV_IIR, iir_mask); | |
f8b79e58 | 3369 | I915_WRITE(VLV_IER, ~dev_priv->irq_mask); |
76e41860 VS |
3370 | I915_WRITE(VLV_IMR, dev_priv->irq_mask); |
3371 | POSTING_READ(VLV_IMR); | |
f8b79e58 ID |
3372 | } |
3373 | ||
3374 | static void valleyview_display_irqs_uninstall(struct drm_i915_private *dev_priv) | |
3375 | { | |
3376 | u32 pipestat_mask; | |
3377 | u32 iir_mask; | |
120dda4f | 3378 | enum pipe pipe; |
f8b79e58 ID |
3379 | |
3380 | iir_mask = I915_DISPLAY_PORT_INTERRUPT | | |
3381 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
6c7fba04 | 3382 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT; |
120dda4f VS |
3383 | if (IS_CHERRYVIEW(dev_priv)) |
3384 | iir_mask |= I915_DISPLAY_PIPE_C_EVENT_INTERRUPT; | |
f8b79e58 ID |
3385 | |
3386 | dev_priv->irq_mask |= iir_mask; | |
f8b79e58 | 3387 | I915_WRITE(VLV_IMR, dev_priv->irq_mask); |
76e41860 | 3388 | I915_WRITE(VLV_IER, ~dev_priv->irq_mask); |
f8b79e58 ID |
3389 | I915_WRITE(VLV_IIR, iir_mask); |
3390 | I915_WRITE(VLV_IIR, iir_mask); | |
3391 | POSTING_READ(VLV_IIR); | |
3392 | ||
3393 | pipestat_mask = PLANE_FLIP_DONE_INT_STATUS_VLV | | |
3394 | PIPE_CRC_DONE_INTERRUPT_STATUS; | |
3395 | ||
120dda4f VS |
3396 | i915_disable_pipestat(dev_priv, PIPE_A, PIPE_GMBUS_INTERRUPT_STATUS); |
3397 | for_each_pipe(dev_priv, pipe) | |
3398 | i915_disable_pipestat(dev_priv, pipe, pipestat_mask); | |
f8b79e58 ID |
3399 | |
3400 | pipestat_mask = PIPESTAT_INT_STATUS_MASK | | |
3401 | PIPE_FIFO_UNDERRUN_STATUS; | |
120dda4f VS |
3402 | |
3403 | for_each_pipe(dev_priv, pipe) | |
3404 | I915_WRITE(PIPESTAT(pipe), pipestat_mask); | |
f8b79e58 ID |
3405 | POSTING_READ(PIPESTAT(PIPE_A)); |
3406 | } | |
3407 | ||
3408 | void valleyview_enable_display_irqs(struct drm_i915_private *dev_priv) | |
3409 | { | |
3410 | assert_spin_locked(&dev_priv->irq_lock); | |
3411 | ||
3412 | if (dev_priv->display_irqs_enabled) | |
3413 | return; | |
3414 | ||
3415 | dev_priv->display_irqs_enabled = true; | |
3416 | ||
950eabaf | 3417 | if (intel_irqs_enabled(dev_priv)) |
f8b79e58 ID |
3418 | valleyview_display_irqs_install(dev_priv); |
3419 | } | |
3420 | ||
3421 | void valleyview_disable_display_irqs(struct drm_i915_private *dev_priv) | |
3422 | { | |
3423 | assert_spin_locked(&dev_priv->irq_lock); | |
3424 | ||
3425 | if (!dev_priv->display_irqs_enabled) | |
3426 | return; | |
3427 | ||
3428 | dev_priv->display_irqs_enabled = false; | |
3429 | ||
950eabaf | 3430 | if (intel_irqs_enabled(dev_priv)) |
f8b79e58 ID |
3431 | valleyview_display_irqs_uninstall(dev_priv); |
3432 | } | |
3433 | ||
0e6c9a9e | 3434 | static void vlv_display_irq_postinstall(struct drm_i915_private *dev_priv) |
7e231dbe | 3435 | { |
f8b79e58 | 3436 | dev_priv->irq_mask = ~0; |
7e231dbe | 3437 | |
20afbda2 DV |
3438 | I915_WRITE(PORT_HOTPLUG_EN, 0); |
3439 | POSTING_READ(PORT_HOTPLUG_EN); | |
3440 | ||
7e231dbe | 3441 | I915_WRITE(VLV_IIR, 0xffffffff); |
76e41860 VS |
3442 | I915_WRITE(VLV_IIR, 0xffffffff); |
3443 | I915_WRITE(VLV_IER, ~dev_priv->irq_mask); | |
3444 | I915_WRITE(VLV_IMR, dev_priv->irq_mask); | |
3445 | POSTING_READ(VLV_IMR); | |
7e231dbe | 3446 | |
b79480ba DV |
3447 | /* Interrupt setup is already guaranteed to be single-threaded, this is |
3448 | * just to make the assert_spin_locked check happy. */ | |
d6207435 | 3449 | spin_lock_irq(&dev_priv->irq_lock); |
f8b79e58 ID |
3450 | if (dev_priv->display_irqs_enabled) |
3451 | valleyview_display_irqs_install(dev_priv); | |
d6207435 | 3452 | spin_unlock_irq(&dev_priv->irq_lock); |
0e6c9a9e VS |
3453 | } |
3454 | ||
3455 | static int valleyview_irq_postinstall(struct drm_device *dev) | |
3456 | { | |
3457 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3458 | ||
3459 | vlv_display_irq_postinstall(dev_priv); | |
7e231dbe | 3460 | |
0a9a8c91 | 3461 | gen5_gt_irq_postinstall(dev); |
7e231dbe JB |
3462 | |
3463 | /* ack & enable invalid PTE error interrupts */ | |
3464 | #if 0 /* FIXME: add support to irq handler for checking these bits */ | |
3465 | I915_WRITE(DPINVGTT, DPINVGTT_STATUS_MASK); | |
3466 | I915_WRITE(DPINVGTT, DPINVGTT_EN_MASK); | |
3467 | #endif | |
3468 | ||
3469 | I915_WRITE(VLV_MASTER_IER, MASTER_INTERRUPT_ENABLE); | |
20afbda2 DV |
3470 | |
3471 | return 0; | |
3472 | } | |
3473 | ||
abd58f01 BW |
3474 | static void gen8_gt_irq_postinstall(struct drm_i915_private *dev_priv) |
3475 | { | |
abd58f01 BW |
3476 | /* These are interrupts we'll toggle with the ring mask register */ |
3477 | uint32_t gt_interrupts[] = { | |
3478 | GT_RENDER_USER_INTERRUPT << GEN8_RCS_IRQ_SHIFT | | |
73d477f6 | 3479 | GT_CONTEXT_SWITCH_INTERRUPT << GEN8_RCS_IRQ_SHIFT | |
abd58f01 | 3480 | GT_RENDER_L3_PARITY_ERROR_INTERRUPT | |
73d477f6 OM |
3481 | GT_RENDER_USER_INTERRUPT << GEN8_BCS_IRQ_SHIFT | |
3482 | GT_CONTEXT_SWITCH_INTERRUPT << GEN8_BCS_IRQ_SHIFT, | |
abd58f01 | 3483 | GT_RENDER_USER_INTERRUPT << GEN8_VCS1_IRQ_SHIFT | |
73d477f6 OM |
3484 | GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VCS1_IRQ_SHIFT | |
3485 | GT_RENDER_USER_INTERRUPT << GEN8_VCS2_IRQ_SHIFT | | |
3486 | GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VCS2_IRQ_SHIFT, | |
abd58f01 | 3487 | 0, |
73d477f6 OM |
3488 | GT_RENDER_USER_INTERRUPT << GEN8_VECS_IRQ_SHIFT | |
3489 | GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VECS_IRQ_SHIFT | |
abd58f01 BW |
3490 | }; |
3491 | ||
0961021a | 3492 | dev_priv->pm_irq_mask = 0xffffffff; |
9a2d2d87 D |
3493 | GEN8_IRQ_INIT_NDX(GT, 0, ~gt_interrupts[0], gt_interrupts[0]); |
3494 | GEN8_IRQ_INIT_NDX(GT, 1, ~gt_interrupts[1], gt_interrupts[1]); | |
78e68d36 ID |
3495 | /* |
3496 | * RPS interrupts will get enabled/disabled on demand when RPS itself | |
3497 | * is enabled/disabled. | |
3498 | */ | |
3499 | GEN8_IRQ_INIT_NDX(GT, 2, dev_priv->pm_irq_mask, 0); | |
9a2d2d87 | 3500 | GEN8_IRQ_INIT_NDX(GT, 3, ~gt_interrupts[3], gt_interrupts[3]); |
abd58f01 BW |
3501 | } |
3502 | ||
3503 | static void gen8_de_irq_postinstall(struct drm_i915_private *dev_priv) | |
3504 | { | |
770de83d DL |
3505 | uint32_t de_pipe_masked = GEN8_PIPE_CDCLK_CRC_DONE; |
3506 | uint32_t de_pipe_enables; | |
abd58f01 | 3507 | int pipe; |
88e04703 | 3508 | u32 aux_en = GEN8_AUX_CHANNEL_A; |
770de83d | 3509 | |
88e04703 | 3510 | if (IS_GEN9(dev_priv)) { |
770de83d DL |
3511 | de_pipe_masked |= GEN9_PIPE_PLANE1_FLIP_DONE | |
3512 | GEN9_DE_PIPE_IRQ_FAULT_ERRORS; | |
88e04703 JB |
3513 | aux_en |= GEN9_AUX_CHANNEL_B | GEN9_AUX_CHANNEL_C | |
3514 | GEN9_AUX_CHANNEL_D; | |
3515 | } else | |
770de83d DL |
3516 | de_pipe_masked |= GEN8_PIPE_PRIMARY_FLIP_DONE | |
3517 | GEN8_DE_PIPE_IRQ_FAULT_ERRORS; | |
3518 | ||
3519 | de_pipe_enables = de_pipe_masked | GEN8_PIPE_VBLANK | | |
3520 | GEN8_PIPE_FIFO_UNDERRUN; | |
3521 | ||
13b3a0a7 DV |
3522 | dev_priv->de_irq_mask[PIPE_A] = ~de_pipe_masked; |
3523 | dev_priv->de_irq_mask[PIPE_B] = ~de_pipe_masked; | |
3524 | dev_priv->de_irq_mask[PIPE_C] = ~de_pipe_masked; | |
abd58f01 | 3525 | |
055e393f | 3526 | for_each_pipe(dev_priv, pipe) |
f458ebbc | 3527 | if (intel_display_power_is_enabled(dev_priv, |
813bde43 PZ |
3528 | POWER_DOMAIN_PIPE(pipe))) |
3529 | GEN8_IRQ_INIT_NDX(DE_PIPE, pipe, | |
3530 | dev_priv->de_irq_mask[pipe], | |
3531 | de_pipe_enables); | |
abd58f01 | 3532 | |
88e04703 | 3533 | GEN5_IRQ_INIT(GEN8_DE_PORT_, ~aux_en, aux_en); |
abd58f01 BW |
3534 | } |
3535 | ||
3536 | static int gen8_irq_postinstall(struct drm_device *dev) | |
3537 | { | |
3538 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3539 | ||
622364b6 PZ |
3540 | ibx_irq_pre_postinstall(dev); |
3541 | ||
abd58f01 BW |
3542 | gen8_gt_irq_postinstall(dev_priv); |
3543 | gen8_de_irq_postinstall(dev_priv); | |
3544 | ||
3545 | ibx_irq_postinstall(dev); | |
3546 | ||
3547 | I915_WRITE(GEN8_MASTER_IRQ, DE_MASTER_IRQ_CONTROL); | |
3548 | POSTING_READ(GEN8_MASTER_IRQ); | |
3549 | ||
3550 | return 0; | |
3551 | } | |
3552 | ||
43f328d7 VS |
3553 | static int cherryview_irq_postinstall(struct drm_device *dev) |
3554 | { | |
3555 | struct drm_i915_private *dev_priv = dev->dev_private; | |
43f328d7 | 3556 | |
c2b66797 | 3557 | vlv_display_irq_postinstall(dev_priv); |
43f328d7 VS |
3558 | |
3559 | gen8_gt_irq_postinstall(dev_priv); | |
3560 | ||
3561 | I915_WRITE(GEN8_MASTER_IRQ, MASTER_INTERRUPT_ENABLE); | |
3562 | POSTING_READ(GEN8_MASTER_IRQ); | |
3563 | ||
3564 | return 0; | |
3565 | } | |
3566 | ||
abd58f01 BW |
3567 | static void gen8_irq_uninstall(struct drm_device *dev) |
3568 | { | |
3569 | struct drm_i915_private *dev_priv = dev->dev_private; | |
abd58f01 BW |
3570 | |
3571 | if (!dev_priv) | |
3572 | return; | |
3573 | ||
823f6b38 | 3574 | gen8_irq_reset(dev); |
abd58f01 BW |
3575 | } |
3576 | ||
8ea0be4f VS |
3577 | static void vlv_display_irq_uninstall(struct drm_i915_private *dev_priv) |
3578 | { | |
3579 | /* Interrupt setup is already guaranteed to be single-threaded, this is | |
3580 | * just to make the assert_spin_locked check happy. */ | |
3581 | spin_lock_irq(&dev_priv->irq_lock); | |
3582 | if (dev_priv->display_irqs_enabled) | |
3583 | valleyview_display_irqs_uninstall(dev_priv); | |
3584 | spin_unlock_irq(&dev_priv->irq_lock); | |
3585 | ||
3586 | vlv_display_irq_reset(dev_priv); | |
3587 | ||
c352d1ba | 3588 | dev_priv->irq_mask = ~0; |
8ea0be4f VS |
3589 | } |
3590 | ||
7e231dbe JB |
3591 | static void valleyview_irq_uninstall(struct drm_device *dev) |
3592 | { | |
2d1013dd | 3593 | struct drm_i915_private *dev_priv = dev->dev_private; |
7e231dbe JB |
3594 | |
3595 | if (!dev_priv) | |
3596 | return; | |
3597 | ||
843d0e7d ID |
3598 | I915_WRITE(VLV_MASTER_IER, 0); |
3599 | ||
893fce8e VS |
3600 | gen5_gt_irq_reset(dev); |
3601 | ||
7e231dbe | 3602 | I915_WRITE(HWSTAM, 0xffffffff); |
f8b79e58 | 3603 | |
8ea0be4f | 3604 | vlv_display_irq_uninstall(dev_priv); |
7e231dbe JB |
3605 | } |
3606 | ||
43f328d7 VS |
3607 | static void cherryview_irq_uninstall(struct drm_device *dev) |
3608 | { | |
3609 | struct drm_i915_private *dev_priv = dev->dev_private; | |
43f328d7 VS |
3610 | |
3611 | if (!dev_priv) | |
3612 | return; | |
3613 | ||
3614 | I915_WRITE(GEN8_MASTER_IRQ, 0); | |
3615 | POSTING_READ(GEN8_MASTER_IRQ); | |
3616 | ||
a2c30fba | 3617 | gen8_gt_irq_reset(dev_priv); |
43f328d7 | 3618 | |
a2c30fba | 3619 | GEN5_IRQ_RESET(GEN8_PCU_); |
43f328d7 | 3620 | |
c2b66797 | 3621 | vlv_display_irq_uninstall(dev_priv); |
43f328d7 VS |
3622 | } |
3623 | ||
f71d4af4 | 3624 | static void ironlake_irq_uninstall(struct drm_device *dev) |
036a4a7d | 3625 | { |
2d1013dd | 3626 | struct drm_i915_private *dev_priv = dev->dev_private; |
4697995b JB |
3627 | |
3628 | if (!dev_priv) | |
3629 | return; | |
3630 | ||
be30b29f | 3631 | ironlake_irq_reset(dev); |
036a4a7d ZW |
3632 | } |
3633 | ||
a266c7d5 | 3634 | static void i8xx_irq_preinstall(struct drm_device * dev) |
1da177e4 | 3635 | { |
2d1013dd | 3636 | struct drm_i915_private *dev_priv = dev->dev_private; |
9db4a9c7 | 3637 | int pipe; |
91e3738e | 3638 | |
055e393f | 3639 | for_each_pipe(dev_priv, pipe) |
9db4a9c7 | 3640 | I915_WRITE(PIPESTAT(pipe), 0); |
a266c7d5 CW |
3641 | I915_WRITE16(IMR, 0xffff); |
3642 | I915_WRITE16(IER, 0x0); | |
3643 | POSTING_READ16(IER); | |
c2798b19 CW |
3644 | } |
3645 | ||
3646 | static int i8xx_irq_postinstall(struct drm_device *dev) | |
3647 | { | |
2d1013dd | 3648 | struct drm_i915_private *dev_priv = dev->dev_private; |
c2798b19 | 3649 | |
c2798b19 CW |
3650 | I915_WRITE16(EMR, |
3651 | ~(I915_ERROR_PAGE_TABLE | I915_ERROR_MEMORY_REFRESH)); | |
3652 | ||
3653 | /* Unmask the interrupts that we always want on. */ | |
3654 | dev_priv->irq_mask = | |
3655 | ~(I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3656 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
3657 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3658 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT | | |
3659 | I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT); | |
3660 | I915_WRITE16(IMR, dev_priv->irq_mask); | |
3661 | ||
3662 | I915_WRITE16(IER, | |
3663 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3664 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
3665 | I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT | | |
3666 | I915_USER_INTERRUPT); | |
3667 | POSTING_READ16(IER); | |
3668 | ||
379ef82d DV |
3669 | /* Interrupt setup is already guaranteed to be single-threaded, this is |
3670 | * just to make the assert_spin_locked check happy. */ | |
d6207435 | 3671 | spin_lock_irq(&dev_priv->irq_lock); |
755e9019 ID |
3672 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS); |
3673 | i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS); | |
d6207435 | 3674 | spin_unlock_irq(&dev_priv->irq_lock); |
379ef82d | 3675 | |
c2798b19 CW |
3676 | return 0; |
3677 | } | |
3678 | ||
90a72f87 VS |
3679 | /* |
3680 | * Returns true when a page flip has completed. | |
3681 | */ | |
3682 | static bool i8xx_handle_vblank(struct drm_device *dev, | |
1f1c2e24 | 3683 | int plane, int pipe, u32 iir) |
90a72f87 | 3684 | { |
2d1013dd | 3685 | struct drm_i915_private *dev_priv = dev->dev_private; |
1f1c2e24 | 3686 | u16 flip_pending = DISPLAY_PLANE_FLIP_PENDING(plane); |
90a72f87 | 3687 | |
8d7849db | 3688 | if (!intel_pipe_handle_vblank(dev, pipe)) |
90a72f87 VS |
3689 | return false; |
3690 | ||
3691 | if ((iir & flip_pending) == 0) | |
d6bbafa1 | 3692 | goto check_page_flip; |
90a72f87 | 3693 | |
90a72f87 VS |
3694 | /* We detect FlipDone by looking for the change in PendingFlip from '1' |
3695 | * to '0' on the following vblank, i.e. IIR has the Pendingflip | |
3696 | * asserted following the MI_DISPLAY_FLIP, but ISR is deasserted, hence | |
3697 | * the flip is completed (no longer pending). Since this doesn't raise | |
3698 | * an interrupt per se, we watch for the change at vblank. | |
3699 | */ | |
3700 | if (I915_READ16(ISR) & flip_pending) | |
d6bbafa1 | 3701 | goto check_page_flip; |
90a72f87 | 3702 | |
7d47559e | 3703 | intel_prepare_page_flip(dev, plane); |
90a72f87 | 3704 | intel_finish_page_flip(dev, pipe); |
90a72f87 | 3705 | return true; |
d6bbafa1 CW |
3706 | |
3707 | check_page_flip: | |
3708 | intel_check_page_flip(dev, pipe); | |
3709 | return false; | |
90a72f87 VS |
3710 | } |
3711 | ||
ff1f525e | 3712 | static irqreturn_t i8xx_irq_handler(int irq, void *arg) |
c2798b19 | 3713 | { |
45a83f84 | 3714 | struct drm_device *dev = arg; |
2d1013dd | 3715 | struct drm_i915_private *dev_priv = dev->dev_private; |
c2798b19 CW |
3716 | u16 iir, new_iir; |
3717 | u32 pipe_stats[2]; | |
c2798b19 CW |
3718 | int pipe; |
3719 | u16 flip_mask = | |
3720 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3721 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT; | |
3722 | ||
2dd2a883 ID |
3723 | if (!intel_irqs_enabled(dev_priv)) |
3724 | return IRQ_NONE; | |
3725 | ||
c2798b19 CW |
3726 | iir = I915_READ16(IIR); |
3727 | if (iir == 0) | |
3728 | return IRQ_NONE; | |
3729 | ||
3730 | while (iir & ~flip_mask) { | |
3731 | /* Can't rely on pipestat interrupt bit in iir as it might | |
3732 | * have been cleared after the pipestat interrupt was received. | |
3733 | * It doesn't set the bit in iir again, but it still produces | |
3734 | * interrupts (for non-MSI). | |
3735 | */ | |
222c7f51 | 3736 | spin_lock(&dev_priv->irq_lock); |
c2798b19 | 3737 | if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT) |
aaecdf61 | 3738 | DRM_DEBUG("Command parser error, iir 0x%08x\n", iir); |
c2798b19 | 3739 | |
055e393f | 3740 | for_each_pipe(dev_priv, pipe) { |
c2798b19 CW |
3741 | int reg = PIPESTAT(pipe); |
3742 | pipe_stats[pipe] = I915_READ(reg); | |
3743 | ||
3744 | /* | |
3745 | * Clear the PIPE*STAT regs before the IIR | |
3746 | */ | |
2d9d2b0b | 3747 | if (pipe_stats[pipe] & 0x8000ffff) |
c2798b19 | 3748 | I915_WRITE(reg, pipe_stats[pipe]); |
c2798b19 | 3749 | } |
222c7f51 | 3750 | spin_unlock(&dev_priv->irq_lock); |
c2798b19 CW |
3751 | |
3752 | I915_WRITE16(IIR, iir & ~flip_mask); | |
3753 | new_iir = I915_READ16(IIR); /* Flush posted writes */ | |
3754 | ||
c2798b19 CW |
3755 | if (iir & I915_USER_INTERRUPT) |
3756 | notify_ring(dev, &dev_priv->ring[RCS]); | |
3757 | ||
055e393f | 3758 | for_each_pipe(dev_priv, pipe) { |
1f1c2e24 | 3759 | int plane = pipe; |
3a77c4c4 | 3760 | if (HAS_FBC(dev)) |
1f1c2e24 VS |
3761 | plane = !plane; |
3762 | ||
4356d586 | 3763 | if (pipe_stats[pipe] & PIPE_VBLANK_INTERRUPT_STATUS && |
1f1c2e24 VS |
3764 | i8xx_handle_vblank(dev, plane, pipe, iir)) |
3765 | flip_mask &= ~DISPLAY_PLANE_FLIP_PENDING(plane); | |
c2798b19 | 3766 | |
4356d586 | 3767 | if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS) |
277de95e | 3768 | i9xx_pipe_crc_irq_handler(dev, pipe); |
2d9d2b0b | 3769 | |
1f7247c0 DV |
3770 | if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS) |
3771 | intel_cpu_fifo_underrun_irq_handler(dev_priv, | |
3772 | pipe); | |
4356d586 | 3773 | } |
c2798b19 CW |
3774 | |
3775 | iir = new_iir; | |
3776 | } | |
3777 | ||
3778 | return IRQ_HANDLED; | |
3779 | } | |
3780 | ||
3781 | static void i8xx_irq_uninstall(struct drm_device * dev) | |
3782 | { | |
2d1013dd | 3783 | struct drm_i915_private *dev_priv = dev->dev_private; |
c2798b19 CW |
3784 | int pipe; |
3785 | ||
055e393f | 3786 | for_each_pipe(dev_priv, pipe) { |
c2798b19 CW |
3787 | /* Clear enable bits; then clear status bits */ |
3788 | I915_WRITE(PIPESTAT(pipe), 0); | |
3789 | I915_WRITE(PIPESTAT(pipe), I915_READ(PIPESTAT(pipe))); | |
3790 | } | |
3791 | I915_WRITE16(IMR, 0xffff); | |
3792 | I915_WRITE16(IER, 0x0); | |
3793 | I915_WRITE16(IIR, I915_READ16(IIR)); | |
3794 | } | |
3795 | ||
a266c7d5 CW |
3796 | static void i915_irq_preinstall(struct drm_device * dev) |
3797 | { | |
2d1013dd | 3798 | struct drm_i915_private *dev_priv = dev->dev_private; |
a266c7d5 CW |
3799 | int pipe; |
3800 | ||
a266c7d5 CW |
3801 | if (I915_HAS_HOTPLUG(dev)) { |
3802 | I915_WRITE(PORT_HOTPLUG_EN, 0); | |
3803 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
3804 | } | |
3805 | ||
00d98ebd | 3806 | I915_WRITE16(HWSTAM, 0xeffe); |
055e393f | 3807 | for_each_pipe(dev_priv, pipe) |
a266c7d5 CW |
3808 | I915_WRITE(PIPESTAT(pipe), 0); |
3809 | I915_WRITE(IMR, 0xffffffff); | |
3810 | I915_WRITE(IER, 0x0); | |
3811 | POSTING_READ(IER); | |
3812 | } | |
3813 | ||
3814 | static int i915_irq_postinstall(struct drm_device *dev) | |
3815 | { | |
2d1013dd | 3816 | struct drm_i915_private *dev_priv = dev->dev_private; |
38bde180 | 3817 | u32 enable_mask; |
a266c7d5 | 3818 | |
38bde180 CW |
3819 | I915_WRITE(EMR, ~(I915_ERROR_PAGE_TABLE | I915_ERROR_MEMORY_REFRESH)); |
3820 | ||
3821 | /* Unmask the interrupts that we always want on. */ | |
3822 | dev_priv->irq_mask = | |
3823 | ~(I915_ASLE_INTERRUPT | | |
3824 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3825 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
3826 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3827 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT | | |
3828 | I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT); | |
3829 | ||
3830 | enable_mask = | |
3831 | I915_ASLE_INTERRUPT | | |
3832 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3833 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
3834 | I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT | | |
3835 | I915_USER_INTERRUPT; | |
3836 | ||
a266c7d5 | 3837 | if (I915_HAS_HOTPLUG(dev)) { |
20afbda2 DV |
3838 | I915_WRITE(PORT_HOTPLUG_EN, 0); |
3839 | POSTING_READ(PORT_HOTPLUG_EN); | |
3840 | ||
a266c7d5 CW |
3841 | /* Enable in IER... */ |
3842 | enable_mask |= I915_DISPLAY_PORT_INTERRUPT; | |
3843 | /* and unmask in IMR */ | |
3844 | dev_priv->irq_mask &= ~I915_DISPLAY_PORT_INTERRUPT; | |
3845 | } | |
3846 | ||
a266c7d5 CW |
3847 | I915_WRITE(IMR, dev_priv->irq_mask); |
3848 | I915_WRITE(IER, enable_mask); | |
3849 | POSTING_READ(IER); | |
3850 | ||
f49e38dd | 3851 | i915_enable_asle_pipestat(dev); |
20afbda2 | 3852 | |
379ef82d DV |
3853 | /* Interrupt setup is already guaranteed to be single-threaded, this is |
3854 | * just to make the assert_spin_locked check happy. */ | |
d6207435 | 3855 | spin_lock_irq(&dev_priv->irq_lock); |
755e9019 ID |
3856 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS); |
3857 | i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS); | |
d6207435 | 3858 | spin_unlock_irq(&dev_priv->irq_lock); |
379ef82d | 3859 | |
20afbda2 DV |
3860 | return 0; |
3861 | } | |
3862 | ||
90a72f87 VS |
3863 | /* |
3864 | * Returns true when a page flip has completed. | |
3865 | */ | |
3866 | static bool i915_handle_vblank(struct drm_device *dev, | |
3867 | int plane, int pipe, u32 iir) | |
3868 | { | |
2d1013dd | 3869 | struct drm_i915_private *dev_priv = dev->dev_private; |
90a72f87 VS |
3870 | u32 flip_pending = DISPLAY_PLANE_FLIP_PENDING(plane); |
3871 | ||
8d7849db | 3872 | if (!intel_pipe_handle_vblank(dev, pipe)) |
90a72f87 VS |
3873 | return false; |
3874 | ||
3875 | if ((iir & flip_pending) == 0) | |
d6bbafa1 | 3876 | goto check_page_flip; |
90a72f87 | 3877 | |
90a72f87 VS |
3878 | /* We detect FlipDone by looking for the change in PendingFlip from '1' |
3879 | * to '0' on the following vblank, i.e. IIR has the Pendingflip | |
3880 | * asserted following the MI_DISPLAY_FLIP, but ISR is deasserted, hence | |
3881 | * the flip is completed (no longer pending). Since this doesn't raise | |
3882 | * an interrupt per se, we watch for the change at vblank. | |
3883 | */ | |
3884 | if (I915_READ(ISR) & flip_pending) | |
d6bbafa1 | 3885 | goto check_page_flip; |
90a72f87 | 3886 | |
7d47559e | 3887 | intel_prepare_page_flip(dev, plane); |
90a72f87 | 3888 | intel_finish_page_flip(dev, pipe); |
90a72f87 | 3889 | return true; |
d6bbafa1 CW |
3890 | |
3891 | check_page_flip: | |
3892 | intel_check_page_flip(dev, pipe); | |
3893 | return false; | |
90a72f87 VS |
3894 | } |
3895 | ||
ff1f525e | 3896 | static irqreturn_t i915_irq_handler(int irq, void *arg) |
a266c7d5 | 3897 | { |
45a83f84 | 3898 | struct drm_device *dev = arg; |
2d1013dd | 3899 | struct drm_i915_private *dev_priv = dev->dev_private; |
8291ee90 | 3900 | u32 iir, new_iir, pipe_stats[I915_MAX_PIPES]; |
38bde180 CW |
3901 | u32 flip_mask = |
3902 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3903 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT; | |
38bde180 | 3904 | int pipe, ret = IRQ_NONE; |
a266c7d5 | 3905 | |
2dd2a883 ID |
3906 | if (!intel_irqs_enabled(dev_priv)) |
3907 | return IRQ_NONE; | |
3908 | ||
a266c7d5 | 3909 | iir = I915_READ(IIR); |
38bde180 CW |
3910 | do { |
3911 | bool irq_received = (iir & ~flip_mask) != 0; | |
8291ee90 | 3912 | bool blc_event = false; |
a266c7d5 CW |
3913 | |
3914 | /* Can't rely on pipestat interrupt bit in iir as it might | |
3915 | * have been cleared after the pipestat interrupt was received. | |
3916 | * It doesn't set the bit in iir again, but it still produces | |
3917 | * interrupts (for non-MSI). | |
3918 | */ | |
222c7f51 | 3919 | spin_lock(&dev_priv->irq_lock); |
a266c7d5 | 3920 | if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT) |
aaecdf61 | 3921 | DRM_DEBUG("Command parser error, iir 0x%08x\n", iir); |
a266c7d5 | 3922 | |
055e393f | 3923 | for_each_pipe(dev_priv, pipe) { |
a266c7d5 CW |
3924 | int reg = PIPESTAT(pipe); |
3925 | pipe_stats[pipe] = I915_READ(reg); | |
3926 | ||
38bde180 | 3927 | /* Clear the PIPE*STAT regs before the IIR */ |
a266c7d5 | 3928 | if (pipe_stats[pipe] & 0x8000ffff) { |
a266c7d5 | 3929 | I915_WRITE(reg, pipe_stats[pipe]); |
38bde180 | 3930 | irq_received = true; |
a266c7d5 CW |
3931 | } |
3932 | } | |
222c7f51 | 3933 | spin_unlock(&dev_priv->irq_lock); |
a266c7d5 CW |
3934 | |
3935 | if (!irq_received) | |
3936 | break; | |
3937 | ||
a266c7d5 | 3938 | /* Consume port. Then clear IIR or we'll miss events */ |
16c6c56b VS |
3939 | if (I915_HAS_HOTPLUG(dev) && |
3940 | iir & I915_DISPLAY_PORT_INTERRUPT) | |
3941 | i9xx_hpd_irq_handler(dev); | |
a266c7d5 | 3942 | |
38bde180 | 3943 | I915_WRITE(IIR, iir & ~flip_mask); |
a266c7d5 CW |
3944 | new_iir = I915_READ(IIR); /* Flush posted writes */ |
3945 | ||
a266c7d5 CW |
3946 | if (iir & I915_USER_INTERRUPT) |
3947 | notify_ring(dev, &dev_priv->ring[RCS]); | |
a266c7d5 | 3948 | |
055e393f | 3949 | for_each_pipe(dev_priv, pipe) { |
38bde180 | 3950 | int plane = pipe; |
3a77c4c4 | 3951 | if (HAS_FBC(dev)) |
38bde180 | 3952 | plane = !plane; |
90a72f87 | 3953 | |
8291ee90 | 3954 | if (pipe_stats[pipe] & PIPE_VBLANK_INTERRUPT_STATUS && |
90a72f87 VS |
3955 | i915_handle_vblank(dev, plane, pipe, iir)) |
3956 | flip_mask &= ~DISPLAY_PLANE_FLIP_PENDING(plane); | |
a266c7d5 CW |
3957 | |
3958 | if (pipe_stats[pipe] & PIPE_LEGACY_BLC_EVENT_STATUS) | |
3959 | blc_event = true; | |
4356d586 DV |
3960 | |
3961 | if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS) | |
277de95e | 3962 | i9xx_pipe_crc_irq_handler(dev, pipe); |
2d9d2b0b | 3963 | |
1f7247c0 DV |
3964 | if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS) |
3965 | intel_cpu_fifo_underrun_irq_handler(dev_priv, | |
3966 | pipe); | |
a266c7d5 CW |
3967 | } |
3968 | ||
a266c7d5 CW |
3969 | if (blc_event || (iir & I915_ASLE_INTERRUPT)) |
3970 | intel_opregion_asle_intr(dev); | |
3971 | ||
3972 | /* With MSI, interrupts are only generated when iir | |
3973 | * transitions from zero to nonzero. If another bit got | |
3974 | * set while we were handling the existing iir bits, then | |
3975 | * we would never get another interrupt. | |
3976 | * | |
3977 | * This is fine on non-MSI as well, as if we hit this path | |
3978 | * we avoid exiting the interrupt handler only to generate | |
3979 | * another one. | |
3980 | * | |
3981 | * Note that for MSI this could cause a stray interrupt report | |
3982 | * if an interrupt landed in the time between writing IIR and | |
3983 | * the posting read. This should be rare enough to never | |
3984 | * trigger the 99% of 100,000 interrupts test for disabling | |
3985 | * stray interrupts. | |
3986 | */ | |
38bde180 | 3987 | ret = IRQ_HANDLED; |
a266c7d5 | 3988 | iir = new_iir; |
38bde180 | 3989 | } while (iir & ~flip_mask); |
a266c7d5 CW |
3990 | |
3991 | return ret; | |
3992 | } | |
3993 | ||
3994 | static void i915_irq_uninstall(struct drm_device * dev) | |
3995 | { | |
2d1013dd | 3996 | struct drm_i915_private *dev_priv = dev->dev_private; |
a266c7d5 CW |
3997 | int pipe; |
3998 | ||
a266c7d5 CW |
3999 | if (I915_HAS_HOTPLUG(dev)) { |
4000 | I915_WRITE(PORT_HOTPLUG_EN, 0); | |
4001 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
4002 | } | |
4003 | ||
00d98ebd | 4004 | I915_WRITE16(HWSTAM, 0xffff); |
055e393f | 4005 | for_each_pipe(dev_priv, pipe) { |
55b39755 | 4006 | /* Clear enable bits; then clear status bits */ |
a266c7d5 | 4007 | I915_WRITE(PIPESTAT(pipe), 0); |
55b39755 CW |
4008 | I915_WRITE(PIPESTAT(pipe), I915_READ(PIPESTAT(pipe))); |
4009 | } | |
a266c7d5 CW |
4010 | I915_WRITE(IMR, 0xffffffff); |
4011 | I915_WRITE(IER, 0x0); | |
4012 | ||
a266c7d5 CW |
4013 | I915_WRITE(IIR, I915_READ(IIR)); |
4014 | } | |
4015 | ||
4016 | static void i965_irq_preinstall(struct drm_device * dev) | |
4017 | { | |
2d1013dd | 4018 | struct drm_i915_private *dev_priv = dev->dev_private; |
a266c7d5 CW |
4019 | int pipe; |
4020 | ||
adca4730 CW |
4021 | I915_WRITE(PORT_HOTPLUG_EN, 0); |
4022 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
a266c7d5 CW |
4023 | |
4024 | I915_WRITE(HWSTAM, 0xeffe); | |
055e393f | 4025 | for_each_pipe(dev_priv, pipe) |
a266c7d5 CW |
4026 | I915_WRITE(PIPESTAT(pipe), 0); |
4027 | I915_WRITE(IMR, 0xffffffff); | |
4028 | I915_WRITE(IER, 0x0); | |
4029 | POSTING_READ(IER); | |
4030 | } | |
4031 | ||
4032 | static int i965_irq_postinstall(struct drm_device *dev) | |
4033 | { | |
2d1013dd | 4034 | struct drm_i915_private *dev_priv = dev->dev_private; |
bbba0a97 | 4035 | u32 enable_mask; |
a266c7d5 CW |
4036 | u32 error_mask; |
4037 | ||
a266c7d5 | 4038 | /* Unmask the interrupts that we always want on. */ |
bbba0a97 | 4039 | dev_priv->irq_mask = ~(I915_ASLE_INTERRUPT | |
adca4730 | 4040 | I915_DISPLAY_PORT_INTERRUPT | |
bbba0a97 CW |
4041 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | |
4042 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
4043 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
4044 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT | | |
4045 | I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT); | |
4046 | ||
4047 | enable_mask = ~dev_priv->irq_mask; | |
21ad8330 VS |
4048 | enable_mask &= ~(I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | |
4049 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT); | |
bbba0a97 CW |
4050 | enable_mask |= I915_USER_INTERRUPT; |
4051 | ||
4052 | if (IS_G4X(dev)) | |
4053 | enable_mask |= I915_BSD_USER_INTERRUPT; | |
a266c7d5 | 4054 | |
b79480ba DV |
4055 | /* Interrupt setup is already guaranteed to be single-threaded, this is |
4056 | * just to make the assert_spin_locked check happy. */ | |
d6207435 | 4057 | spin_lock_irq(&dev_priv->irq_lock); |
755e9019 ID |
4058 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_GMBUS_INTERRUPT_STATUS); |
4059 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS); | |
4060 | i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS); | |
d6207435 | 4061 | spin_unlock_irq(&dev_priv->irq_lock); |
a266c7d5 | 4062 | |
a266c7d5 CW |
4063 | /* |
4064 | * Enable some error detection, note the instruction error mask | |
4065 | * bit is reserved, so we leave it masked. | |
4066 | */ | |
4067 | if (IS_G4X(dev)) { | |
4068 | error_mask = ~(GM45_ERROR_PAGE_TABLE | | |
4069 | GM45_ERROR_MEM_PRIV | | |
4070 | GM45_ERROR_CP_PRIV | | |
4071 | I915_ERROR_MEMORY_REFRESH); | |
4072 | } else { | |
4073 | error_mask = ~(I915_ERROR_PAGE_TABLE | | |
4074 | I915_ERROR_MEMORY_REFRESH); | |
4075 | } | |
4076 | I915_WRITE(EMR, error_mask); | |
4077 | ||
4078 | I915_WRITE(IMR, dev_priv->irq_mask); | |
4079 | I915_WRITE(IER, enable_mask); | |
4080 | POSTING_READ(IER); | |
4081 | ||
20afbda2 DV |
4082 | I915_WRITE(PORT_HOTPLUG_EN, 0); |
4083 | POSTING_READ(PORT_HOTPLUG_EN); | |
4084 | ||
f49e38dd | 4085 | i915_enable_asle_pipestat(dev); |
20afbda2 DV |
4086 | |
4087 | return 0; | |
4088 | } | |
4089 | ||
bac56d5b | 4090 | static void i915_hpd_irq_setup(struct drm_device *dev) |
20afbda2 | 4091 | { |
2d1013dd | 4092 | struct drm_i915_private *dev_priv = dev->dev_private; |
cd569aed | 4093 | struct intel_encoder *intel_encoder; |
20afbda2 DV |
4094 | u32 hotplug_en; |
4095 | ||
b5ea2d56 DV |
4096 | assert_spin_locked(&dev_priv->irq_lock); |
4097 | ||
778eb334 VS |
4098 | hotplug_en = I915_READ(PORT_HOTPLUG_EN); |
4099 | hotplug_en &= ~HOTPLUG_INT_EN_MASK; | |
4100 | /* Note HDMI and DP share hotplug bits */ | |
4101 | /* enable bits are the same for all generations */ | |
4102 | for_each_intel_encoder(dev, intel_encoder) | |
4103 | if (dev_priv->hpd_stats[intel_encoder->hpd_pin].hpd_mark == HPD_ENABLED) | |
4104 | hotplug_en |= hpd_mask_i915[intel_encoder->hpd_pin]; | |
4105 | /* Programming the CRT detection parameters tends | |
4106 | to generate a spurious hotplug event about three | |
4107 | seconds later. So just do it once. | |
4108 | */ | |
4109 | if (IS_G4X(dev)) | |
4110 | hotplug_en |= CRT_HOTPLUG_ACTIVATION_PERIOD_64; | |
4111 | hotplug_en &= ~CRT_HOTPLUG_VOLTAGE_COMPARE_MASK; | |
4112 | hotplug_en |= CRT_HOTPLUG_VOLTAGE_COMPARE_50; | |
4113 | ||
4114 | /* Ignore TV since it's buggy */ | |
4115 | I915_WRITE(PORT_HOTPLUG_EN, hotplug_en); | |
a266c7d5 CW |
4116 | } |
4117 | ||
ff1f525e | 4118 | static irqreturn_t i965_irq_handler(int irq, void *arg) |
a266c7d5 | 4119 | { |
45a83f84 | 4120 | struct drm_device *dev = arg; |
2d1013dd | 4121 | struct drm_i915_private *dev_priv = dev->dev_private; |
a266c7d5 CW |
4122 | u32 iir, new_iir; |
4123 | u32 pipe_stats[I915_MAX_PIPES]; | |
a266c7d5 | 4124 | int ret = IRQ_NONE, pipe; |
21ad8330 VS |
4125 | u32 flip_mask = |
4126 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
4127 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT; | |
a266c7d5 | 4128 | |
2dd2a883 ID |
4129 | if (!intel_irqs_enabled(dev_priv)) |
4130 | return IRQ_NONE; | |
4131 | ||
a266c7d5 CW |
4132 | iir = I915_READ(IIR); |
4133 | ||
a266c7d5 | 4134 | for (;;) { |
501e01d7 | 4135 | bool irq_received = (iir & ~flip_mask) != 0; |
2c8ba29f CW |
4136 | bool blc_event = false; |
4137 | ||
a266c7d5 CW |
4138 | /* Can't rely on pipestat interrupt bit in iir as it might |
4139 | * have been cleared after the pipestat interrupt was received. | |
4140 | * It doesn't set the bit in iir again, but it still produces | |
4141 | * interrupts (for non-MSI). | |
4142 | */ | |
222c7f51 | 4143 | spin_lock(&dev_priv->irq_lock); |
a266c7d5 | 4144 | if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT) |
aaecdf61 | 4145 | DRM_DEBUG("Command parser error, iir 0x%08x\n", iir); |
a266c7d5 | 4146 | |
055e393f | 4147 | for_each_pipe(dev_priv, pipe) { |
a266c7d5 CW |
4148 | int reg = PIPESTAT(pipe); |
4149 | pipe_stats[pipe] = I915_READ(reg); | |
4150 | ||
4151 | /* | |
4152 | * Clear the PIPE*STAT regs before the IIR | |
4153 | */ | |
4154 | if (pipe_stats[pipe] & 0x8000ffff) { | |
a266c7d5 | 4155 | I915_WRITE(reg, pipe_stats[pipe]); |
501e01d7 | 4156 | irq_received = true; |
a266c7d5 CW |
4157 | } |
4158 | } | |
222c7f51 | 4159 | spin_unlock(&dev_priv->irq_lock); |
a266c7d5 CW |
4160 | |
4161 | if (!irq_received) | |
4162 | break; | |
4163 | ||
4164 | ret = IRQ_HANDLED; | |
4165 | ||
4166 | /* Consume port. Then clear IIR or we'll miss events */ | |
16c6c56b VS |
4167 | if (iir & I915_DISPLAY_PORT_INTERRUPT) |
4168 | i9xx_hpd_irq_handler(dev); | |
a266c7d5 | 4169 | |
21ad8330 | 4170 | I915_WRITE(IIR, iir & ~flip_mask); |
a266c7d5 CW |
4171 | new_iir = I915_READ(IIR); /* Flush posted writes */ |
4172 | ||
a266c7d5 CW |
4173 | if (iir & I915_USER_INTERRUPT) |
4174 | notify_ring(dev, &dev_priv->ring[RCS]); | |
4175 | if (iir & I915_BSD_USER_INTERRUPT) | |
4176 | notify_ring(dev, &dev_priv->ring[VCS]); | |
4177 | ||
055e393f | 4178 | for_each_pipe(dev_priv, pipe) { |
2c8ba29f | 4179 | if (pipe_stats[pipe] & PIPE_START_VBLANK_INTERRUPT_STATUS && |
90a72f87 VS |
4180 | i915_handle_vblank(dev, pipe, pipe, iir)) |
4181 | flip_mask &= ~DISPLAY_PLANE_FLIP_PENDING(pipe); | |
a266c7d5 CW |
4182 | |
4183 | if (pipe_stats[pipe] & PIPE_LEGACY_BLC_EVENT_STATUS) | |
4184 | blc_event = true; | |
4356d586 DV |
4185 | |
4186 | if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS) | |
277de95e | 4187 | i9xx_pipe_crc_irq_handler(dev, pipe); |
a266c7d5 | 4188 | |
1f7247c0 DV |
4189 | if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS) |
4190 | intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe); | |
2d9d2b0b | 4191 | } |
a266c7d5 CW |
4192 | |
4193 | if (blc_event || (iir & I915_ASLE_INTERRUPT)) | |
4194 | intel_opregion_asle_intr(dev); | |
4195 | ||
515ac2bb DV |
4196 | if (pipe_stats[0] & PIPE_GMBUS_INTERRUPT_STATUS) |
4197 | gmbus_irq_handler(dev); | |
4198 | ||
a266c7d5 CW |
4199 | /* With MSI, interrupts are only generated when iir |
4200 | * transitions from zero to nonzero. If another bit got | |
4201 | * set while we were handling the existing iir bits, then | |
4202 | * we would never get another interrupt. | |
4203 | * | |
4204 | * This is fine on non-MSI as well, as if we hit this path | |
4205 | * we avoid exiting the interrupt handler only to generate | |
4206 | * another one. | |
4207 | * | |
4208 | * Note that for MSI this could cause a stray interrupt report | |
4209 | * if an interrupt landed in the time between writing IIR and | |
4210 | * the posting read. This should be rare enough to never | |
4211 | * trigger the 99% of 100,000 interrupts test for disabling | |
4212 | * stray interrupts. | |
4213 | */ | |
4214 | iir = new_iir; | |
4215 | } | |
4216 | ||
4217 | return ret; | |
4218 | } | |
4219 | ||
4220 | static void i965_irq_uninstall(struct drm_device * dev) | |
4221 | { | |
2d1013dd | 4222 | struct drm_i915_private *dev_priv = dev->dev_private; |
a266c7d5 CW |
4223 | int pipe; |
4224 | ||
4225 | if (!dev_priv) | |
4226 | return; | |
4227 | ||
adca4730 CW |
4228 | I915_WRITE(PORT_HOTPLUG_EN, 0); |
4229 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
a266c7d5 CW |
4230 | |
4231 | I915_WRITE(HWSTAM, 0xffffffff); | |
055e393f | 4232 | for_each_pipe(dev_priv, pipe) |
a266c7d5 CW |
4233 | I915_WRITE(PIPESTAT(pipe), 0); |
4234 | I915_WRITE(IMR, 0xffffffff); | |
4235 | I915_WRITE(IER, 0x0); | |
4236 | ||
055e393f | 4237 | for_each_pipe(dev_priv, pipe) |
a266c7d5 CW |
4238 | I915_WRITE(PIPESTAT(pipe), |
4239 | I915_READ(PIPESTAT(pipe)) & 0x8000ffff); | |
4240 | I915_WRITE(IIR, I915_READ(IIR)); | |
4241 | } | |
4242 | ||
4cb21832 | 4243 | static void intel_hpd_irq_reenable_work(struct work_struct *work) |
ac4c16c5 | 4244 | { |
6323751d ID |
4245 | struct drm_i915_private *dev_priv = |
4246 | container_of(work, typeof(*dev_priv), | |
4247 | hotplug_reenable_work.work); | |
ac4c16c5 EE |
4248 | struct drm_device *dev = dev_priv->dev; |
4249 | struct drm_mode_config *mode_config = &dev->mode_config; | |
ac4c16c5 EE |
4250 | int i; |
4251 | ||
6323751d ID |
4252 | intel_runtime_pm_get(dev_priv); |
4253 | ||
4cb21832 | 4254 | spin_lock_irq(&dev_priv->irq_lock); |
ac4c16c5 EE |
4255 | for (i = (HPD_NONE + 1); i < HPD_NUM_PINS; i++) { |
4256 | struct drm_connector *connector; | |
4257 | ||
4258 | if (dev_priv->hpd_stats[i].hpd_mark != HPD_DISABLED) | |
4259 | continue; | |
4260 | ||
4261 | dev_priv->hpd_stats[i].hpd_mark = HPD_ENABLED; | |
4262 | ||
4263 | list_for_each_entry(connector, &mode_config->connector_list, head) { | |
4264 | struct intel_connector *intel_connector = to_intel_connector(connector); | |
4265 | ||
4266 | if (intel_connector->encoder->hpd_pin == i) { | |
4267 | if (connector->polled != intel_connector->polled) | |
4268 | DRM_DEBUG_DRIVER("Reenabling HPD on connector %s\n", | |
c23cc417 | 4269 | connector->name); |
ac4c16c5 EE |
4270 | connector->polled = intel_connector->polled; |
4271 | if (!connector->polled) | |
4272 | connector->polled = DRM_CONNECTOR_POLL_HPD; | |
4273 | } | |
4274 | } | |
4275 | } | |
4276 | if (dev_priv->display.hpd_irq_setup) | |
4277 | dev_priv->display.hpd_irq_setup(dev); | |
4cb21832 | 4278 | spin_unlock_irq(&dev_priv->irq_lock); |
6323751d ID |
4279 | |
4280 | intel_runtime_pm_put(dev_priv); | |
ac4c16c5 EE |
4281 | } |
4282 | ||
fca52a55 DV |
4283 | /** |
4284 | * intel_irq_init - initializes irq support | |
4285 | * @dev_priv: i915 device instance | |
4286 | * | |
4287 | * This function initializes all the irq support including work items, timers | |
4288 | * and all the vtables. It does not setup the interrupt itself though. | |
4289 | */ | |
b963291c | 4290 | void intel_irq_init(struct drm_i915_private *dev_priv) |
f71d4af4 | 4291 | { |
b963291c | 4292 | struct drm_device *dev = dev_priv->dev; |
8b2e326d CW |
4293 | |
4294 | INIT_WORK(&dev_priv->hotplug_work, i915_hotplug_work_func); | |
13cf5504 | 4295 | INIT_WORK(&dev_priv->dig_port_work, i915_digport_work_func); |
c6a828d3 | 4296 | INIT_WORK(&dev_priv->rps.work, gen6_pm_rps_work); |
a4da4fa4 | 4297 | INIT_WORK(&dev_priv->l3_parity.error_work, ivybridge_parity_work); |
8b2e326d | 4298 | |
a6706b45 | 4299 | /* Let's track the enabled rps events */ |
b963291c | 4300 | if (IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv)) |
6c65a587 | 4301 | /* WaGsvRC0ResidencyMethod:vlv */ |
31685c25 D |
4302 | dev_priv->pm_rps_events = GEN6_PM_RP_UP_EI_EXPIRED; |
4303 | else | |
4304 | dev_priv->pm_rps_events = GEN6_PM_RPS_EVENTS; | |
a6706b45 | 4305 | |
737b1506 CW |
4306 | INIT_DELAYED_WORK(&dev_priv->gpu_error.hangcheck_work, |
4307 | i915_hangcheck_elapsed); | |
6323751d | 4308 | INIT_DELAYED_WORK(&dev_priv->hotplug_reenable_work, |
4cb21832 | 4309 | intel_hpd_irq_reenable_work); |
61bac78e | 4310 | |
97a19a24 | 4311 | pm_qos_add_request(&dev_priv->pm_qos, PM_QOS_CPU_DMA_LATENCY, PM_QOS_DEFAULT_VALUE); |
9ee32fea | 4312 | |
b963291c | 4313 | if (IS_GEN2(dev_priv)) { |
4cdb83ec VS |
4314 | dev->max_vblank_count = 0; |
4315 | dev->driver->get_vblank_counter = i8xx_get_vblank_counter; | |
b963291c | 4316 | } else if (IS_G4X(dev_priv) || INTEL_INFO(dev_priv)->gen >= 5) { |
f71d4af4 JB |
4317 | dev->max_vblank_count = 0xffffffff; /* full 32 bit counter */ |
4318 | dev->driver->get_vblank_counter = gm45_get_vblank_counter; | |
391f75e2 VS |
4319 | } else { |
4320 | dev->driver->get_vblank_counter = i915_get_vblank_counter; | |
4321 | dev->max_vblank_count = 0xffffff; /* only 24 bits of frame count */ | |
f71d4af4 JB |
4322 | } |
4323 | ||
21da2700 VS |
4324 | /* |
4325 | * Opt out of the vblank disable timer on everything except gen2. | |
4326 | * Gen2 doesn't have a hardware frame counter and so depends on | |
4327 | * vblank interrupts to produce sane vblank seuquence numbers. | |
4328 | */ | |
b963291c | 4329 | if (!IS_GEN2(dev_priv)) |
21da2700 VS |
4330 | dev->vblank_disable_immediate = true; |
4331 | ||
f3a5c3f6 DV |
4332 | dev->driver->get_vblank_timestamp = i915_get_vblank_timestamp; |
4333 | dev->driver->get_scanout_position = i915_get_crtc_scanoutpos; | |
f71d4af4 | 4334 | |
b963291c | 4335 | if (IS_CHERRYVIEW(dev_priv)) { |
43f328d7 VS |
4336 | dev->driver->irq_handler = cherryview_irq_handler; |
4337 | dev->driver->irq_preinstall = cherryview_irq_preinstall; | |
4338 | dev->driver->irq_postinstall = cherryview_irq_postinstall; | |
4339 | dev->driver->irq_uninstall = cherryview_irq_uninstall; | |
4340 | dev->driver->enable_vblank = valleyview_enable_vblank; | |
4341 | dev->driver->disable_vblank = valleyview_disable_vblank; | |
4342 | dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup; | |
b963291c | 4343 | } else if (IS_VALLEYVIEW(dev_priv)) { |
7e231dbe JB |
4344 | dev->driver->irq_handler = valleyview_irq_handler; |
4345 | dev->driver->irq_preinstall = valleyview_irq_preinstall; | |
4346 | dev->driver->irq_postinstall = valleyview_irq_postinstall; | |
4347 | dev->driver->irq_uninstall = valleyview_irq_uninstall; | |
4348 | dev->driver->enable_vblank = valleyview_enable_vblank; | |
4349 | dev->driver->disable_vblank = valleyview_disable_vblank; | |
fa00abe0 | 4350 | dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup; |
b963291c | 4351 | } else if (INTEL_INFO(dev_priv)->gen >= 8) { |
abd58f01 | 4352 | dev->driver->irq_handler = gen8_irq_handler; |
723761b8 | 4353 | dev->driver->irq_preinstall = gen8_irq_reset; |
abd58f01 BW |
4354 | dev->driver->irq_postinstall = gen8_irq_postinstall; |
4355 | dev->driver->irq_uninstall = gen8_irq_uninstall; | |
4356 | dev->driver->enable_vblank = gen8_enable_vblank; | |
4357 | dev->driver->disable_vblank = gen8_disable_vblank; | |
4358 | dev_priv->display.hpd_irq_setup = ibx_hpd_irq_setup; | |
f71d4af4 JB |
4359 | } else if (HAS_PCH_SPLIT(dev)) { |
4360 | dev->driver->irq_handler = ironlake_irq_handler; | |
723761b8 | 4361 | dev->driver->irq_preinstall = ironlake_irq_reset; |
f71d4af4 JB |
4362 | dev->driver->irq_postinstall = ironlake_irq_postinstall; |
4363 | dev->driver->irq_uninstall = ironlake_irq_uninstall; | |
4364 | dev->driver->enable_vblank = ironlake_enable_vblank; | |
4365 | dev->driver->disable_vblank = ironlake_disable_vblank; | |
82a28bcf | 4366 | dev_priv->display.hpd_irq_setup = ibx_hpd_irq_setup; |
f71d4af4 | 4367 | } else { |
b963291c | 4368 | if (INTEL_INFO(dev_priv)->gen == 2) { |
c2798b19 CW |
4369 | dev->driver->irq_preinstall = i8xx_irq_preinstall; |
4370 | dev->driver->irq_postinstall = i8xx_irq_postinstall; | |
4371 | dev->driver->irq_handler = i8xx_irq_handler; | |
4372 | dev->driver->irq_uninstall = i8xx_irq_uninstall; | |
b963291c | 4373 | } else if (INTEL_INFO(dev_priv)->gen == 3) { |
a266c7d5 CW |
4374 | dev->driver->irq_preinstall = i915_irq_preinstall; |
4375 | dev->driver->irq_postinstall = i915_irq_postinstall; | |
4376 | dev->driver->irq_uninstall = i915_irq_uninstall; | |
4377 | dev->driver->irq_handler = i915_irq_handler; | |
c2798b19 | 4378 | } else { |
a266c7d5 CW |
4379 | dev->driver->irq_preinstall = i965_irq_preinstall; |
4380 | dev->driver->irq_postinstall = i965_irq_postinstall; | |
4381 | dev->driver->irq_uninstall = i965_irq_uninstall; | |
4382 | dev->driver->irq_handler = i965_irq_handler; | |
c2798b19 | 4383 | } |
778eb334 VS |
4384 | if (I915_HAS_HOTPLUG(dev_priv)) |
4385 | dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup; | |
f71d4af4 JB |
4386 | dev->driver->enable_vblank = i915_enable_vblank; |
4387 | dev->driver->disable_vblank = i915_disable_vblank; | |
4388 | } | |
4389 | } | |
20afbda2 | 4390 | |
fca52a55 DV |
4391 | /** |
4392 | * intel_hpd_init - initializes and enables hpd support | |
4393 | * @dev_priv: i915 device instance | |
4394 | * | |
4395 | * This function enables the hotplug support. It requires that interrupts have | |
4396 | * already been enabled with intel_irq_init_hw(). From this point on hotplug and | |
4397 | * poll request can run concurrently to other code, so locking rules must be | |
4398 | * obeyed. | |
4399 | * | |
4400 | * This is a separate step from interrupt enabling to simplify the locking rules | |
4401 | * in the driver load and resume code. | |
4402 | */ | |
b963291c | 4403 | void intel_hpd_init(struct drm_i915_private *dev_priv) |
20afbda2 | 4404 | { |
b963291c | 4405 | struct drm_device *dev = dev_priv->dev; |
821450c6 EE |
4406 | struct drm_mode_config *mode_config = &dev->mode_config; |
4407 | struct drm_connector *connector; | |
4408 | int i; | |
20afbda2 | 4409 | |
821450c6 EE |
4410 | for (i = 1; i < HPD_NUM_PINS; i++) { |
4411 | dev_priv->hpd_stats[i].hpd_cnt = 0; | |
4412 | dev_priv->hpd_stats[i].hpd_mark = HPD_ENABLED; | |
4413 | } | |
4414 | list_for_each_entry(connector, &mode_config->connector_list, head) { | |
4415 | struct intel_connector *intel_connector = to_intel_connector(connector); | |
4416 | connector->polled = intel_connector->polled; | |
0e32b39c DA |
4417 | if (connector->encoder && !connector->polled && I915_HAS_HOTPLUG(dev) && intel_connector->encoder->hpd_pin > HPD_NONE) |
4418 | connector->polled = DRM_CONNECTOR_POLL_HPD; | |
4419 | if (intel_connector->mst_port) | |
821450c6 EE |
4420 | connector->polled = DRM_CONNECTOR_POLL_HPD; |
4421 | } | |
b5ea2d56 DV |
4422 | |
4423 | /* Interrupt setup is already guaranteed to be single-threaded, this is | |
4424 | * just to make the assert_spin_locked checks happy. */ | |
d6207435 | 4425 | spin_lock_irq(&dev_priv->irq_lock); |
20afbda2 DV |
4426 | if (dev_priv->display.hpd_irq_setup) |
4427 | dev_priv->display.hpd_irq_setup(dev); | |
d6207435 | 4428 | spin_unlock_irq(&dev_priv->irq_lock); |
20afbda2 | 4429 | } |
c67a470b | 4430 | |
fca52a55 DV |
4431 | /** |
4432 | * intel_irq_install - enables the hardware interrupt | |
4433 | * @dev_priv: i915 device instance | |
4434 | * | |
4435 | * This function enables the hardware interrupt handling, but leaves the hotplug | |
4436 | * handling still disabled. It is called after intel_irq_init(). | |
4437 | * | |
4438 | * In the driver load and resume code we need working interrupts in a few places | |
4439 | * but don't want to deal with the hassle of concurrent probe and hotplug | |
4440 | * workers. Hence the split into this two-stage approach. | |
4441 | */ | |
2aeb7d3a DV |
4442 | int intel_irq_install(struct drm_i915_private *dev_priv) |
4443 | { | |
4444 | /* | |
4445 | * We enable some interrupt sources in our postinstall hooks, so mark | |
4446 | * interrupts as enabled _before_ actually enabling them to avoid | |
4447 | * special cases in our ordering checks. | |
4448 | */ | |
4449 | dev_priv->pm.irqs_enabled = true; | |
4450 | ||
4451 | return drm_irq_install(dev_priv->dev, dev_priv->dev->pdev->irq); | |
4452 | } | |
4453 | ||
fca52a55 DV |
4454 | /** |
4455 | * intel_irq_uninstall - finilizes all irq handling | |
4456 | * @dev_priv: i915 device instance | |
4457 | * | |
4458 | * This stops interrupt and hotplug handling and unregisters and frees all | |
4459 | * resources acquired in the init functions. | |
4460 | */ | |
2aeb7d3a DV |
4461 | void intel_irq_uninstall(struct drm_i915_private *dev_priv) |
4462 | { | |
4463 | drm_irq_uninstall(dev_priv->dev); | |
4464 | intel_hpd_cancel_work(dev_priv); | |
4465 | dev_priv->pm.irqs_enabled = false; | |
4466 | } | |
4467 | ||
fca52a55 DV |
4468 | /** |
4469 | * intel_runtime_pm_disable_interrupts - runtime interrupt disabling | |
4470 | * @dev_priv: i915 device instance | |
4471 | * | |
4472 | * This function is used to disable interrupts at runtime, both in the runtime | |
4473 | * pm and the system suspend/resume code. | |
4474 | */ | |
b963291c | 4475 | void intel_runtime_pm_disable_interrupts(struct drm_i915_private *dev_priv) |
c67a470b | 4476 | { |
b963291c | 4477 | dev_priv->dev->driver->irq_uninstall(dev_priv->dev); |
2aeb7d3a | 4478 | dev_priv->pm.irqs_enabled = false; |
2dd2a883 | 4479 | synchronize_irq(dev_priv->dev->irq); |
c67a470b PZ |
4480 | } |
4481 | ||
fca52a55 DV |
4482 | /** |
4483 | * intel_runtime_pm_enable_interrupts - runtime interrupt enabling | |
4484 | * @dev_priv: i915 device instance | |
4485 | * | |
4486 | * This function is used to enable interrupts at runtime, both in the runtime | |
4487 | * pm and the system suspend/resume code. | |
4488 | */ | |
b963291c | 4489 | void intel_runtime_pm_enable_interrupts(struct drm_i915_private *dev_priv) |
c67a470b | 4490 | { |
2aeb7d3a | 4491 | dev_priv->pm.irqs_enabled = true; |
b963291c DV |
4492 | dev_priv->dev->driver->irq_preinstall(dev_priv->dev); |
4493 | dev_priv->dev->driver->irq_postinstall(dev_priv->dev); | |
c67a470b | 4494 | } |