[deliverable/linux.git] / drivers / gpu / drm / nouveau / nvkm / subdev / devinit / nv10.c

/*
 * Copyright (C) 2010 Francisco Jerez.
 * All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining
 * a copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sublicense, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial
 * portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
 * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
 * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
 * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
 * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 */
#include "nv04.h"
#include "fbmem.h"

#include <subdev/bios.h>
#include <subdev/bios/init.h>

static void
nv10_devinit_meminit(struct nvkm_devinit *devinit)
{
	struct nv04_devinit_priv *priv = (void *)devinit;
	static const int mem_width[] = { 0x10, 0x00, 0x20 };
	int mem_width_count;
	uint32_t patt = 0xdeadbeef;
	struct io_mapping *fb;
	int i, j, k;

	if (nv_device(priv)->card_type >= NV_11 &&
	    nv_device(priv)->chipset >= 0x17)
		mem_width_count = 3;
	else
		mem_width_count = 2;

	/* Map the framebuffer aperture */
	fb = fbmem_init(nv_device(priv));
	if (!fb) {
		nv_error(priv, "failed to map fb\n");
		return;
	}

	nv_wr32(priv, NV10_PFB_REFCTRL, NV10_PFB_REFCTRL_VALID_1);

	/* Probe memory bus width */
	for (i = 0; i < mem_width_count; i++) {
		nv_mask(priv, NV04_PFB_CFG0, 0x30, mem_width[i]);

		for (j = 0; j < 4; j++) {
			for (k = 0; k < 4; k++)
				fbmem_poke(fb, 0x1c, 0);

			fbmem_poke(fb, 0x1c, patt);
			fbmem_poke(fb, 0x3c, 0);

			if (fbmem_peek(fb, 0x1c) == patt)
				goto mem_width_found;
		}
	}

mem_width_found:
	patt <<= 1;

	/* Probe amount of installed memory */
	for (i = 0; i < 4; i++) {
		int off = nv_rd32(priv, 0x10020c) - 0x100000;

		fbmem_poke(fb, off, patt);
		fbmem_poke(fb, 0, 0);

		fbmem_peek(fb, 0);
		fbmem_peek(fb, 0);
		fbmem_peek(fb, 0);
		fbmem_peek(fb, 0);

		if (fbmem_peek(fb, off) == patt)
			goto amount_found;
	}

	/* IC missing - disable the upper half memory space. */
	nv_mask(priv, NV04_PFB_CFG0, 0x1000, 0);

amount_found:
	fbmem_fini(fb);
}

struct nvkm_oclass *
nv10_devinit_oclass = &(struct nvkm_devinit_impl) {
	.base.handle = NV_SUBDEV(DEVINIT, 0x10),
	.base.ofuncs = &(struct nvkm_ofuncs) {
		.ctor = nv04_devinit_ctor,
		.dtor = nv04_devinit_dtor,
		.init = nv04_devinit_init,
		.fini = nv04_devinit_fini,
	},
	.meminit = nv10_devinit_meminit,
	.pll_set = nv04_devinit_pll_set,
	.post = nvbios_init,
}.base;
Commit	Line	Data
cb75d97e BS	1	/*
	2	* Copyright (C) 2010 Francisco Jerez.
	3	* All Rights Reserved.
	4	*
	5	* Permission is hereby granted, free of charge, to any person obtaining
	6	* a copy of this software and associated documentation files (the
	7	* "Software"), to deal in the Software without restriction, including
	8	* without limitation the rights to use, copy, modify, merge, publish,
	9	* distribute, sublicense, and/or sell copies of the Software, and to
	10	* permit persons to whom the Software is furnished to do so, subject to
	11	* the following conditions:
	12	*
	13	* The above copyright notice and this permission notice (including the
	14	* next paragraph) shall be included in all copies or substantial
	15	* portions of the Software.
	16	*
	17	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
	18	* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
	19	* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
	20	* IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
	21	* LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
	22	* OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
	23	* WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
	24	*
	25	*/
cf336014	26	#include "nv04.h"
a8c4362b BS	27	#include "fbmem.h"
	28
	29	#include <subdev/bios.h>
	30	#include <subdev/bios/init.h>
cb75d97e BS	31
cb75d97e BS	32	static void
a8c4362b	33	nv10_devinit_meminit(struct nvkm_devinit *devinit)
cb75d97e	34	{
cf336014	35	struct nv04_devinit_priv priv = (void )devinit;
8aa816b0 IM	36	static const int mem_width[] = { 0x10, 0x00, 0x20 };
8aa816b0 IM	37	int mem_width_count;
cb75d97e BS	38	uint32_t patt = 0xdeadbeef;
	39	struct io_mapping *fb;
	40	int i, j, k;
	41
8aa816b0 IM	42	if (nv_device(priv)->card_type >= NV_11 &&
	43	nv_device(priv)->chipset >= 0x17)
	44	mem_width_count = 3;
	45	else
	46	mem_width_count = 2;
	47
cb75d97e	48	/* Map the framebuffer aperture */
420b9469	49	fb = fbmem_init(nv_device(priv));
cb75d97e BS	50	if (!fb) {
	51	nv_error(priv, "failed to map fb\n");
	52	return;
	53	}
	54
	55	nv_wr32(priv, NV10_PFB_REFCTRL, NV10_PFB_REFCTRL_VALID_1);
	56
	57	/* Probe memory bus width */
	58	for (i = 0; i < mem_width_count; i++) {
	59	nv_mask(priv, NV04_PFB_CFG0, 0x30, mem_width[i]);
	60
	61	for (j = 0; j < 4; j++) {
	62	for (k = 0; k < 4; k++)
	63	fbmem_poke(fb, 0x1c, 0);
	64
	65	fbmem_poke(fb, 0x1c, patt);
	66	fbmem_poke(fb, 0x3c, 0);
	67
	68	if (fbmem_peek(fb, 0x1c) == patt)
	69	goto mem_width_found;
	70	}
	71	}
	72
	73	mem_width_found:
	74	patt <<= 1;
	75
	76	/* Probe amount of installed memory */
	77	for (i = 0; i < 4; i++) {
	78	int off = nv_rd32(priv, 0x10020c) - 0x100000;
	79
	80	fbmem_poke(fb, off, patt);
	81	fbmem_poke(fb, 0, 0);
	82
	83	fbmem_peek(fb, 0);
	84	fbmem_peek(fb, 0);
	85	fbmem_peek(fb, 0);
	86	fbmem_peek(fb, 0);
	87
	88	if (fbmem_peek(fb, off) == patt)
	89	goto amount_found;
	90	}
	91
	92	/* IC missing - disable the upper half memory space. */
	93	nv_mask(priv, NV04_PFB_CFG0, 0x1000, 0);
	94
	95	amount_found:
	96	fbmem_fini(fb);
	97	}
	98
a8c4362b BS	99	struct nvkm_oclass *
a8c4362b BS	100	nv10_devinit_oclass = &(struct nvkm_devinit_impl) {
cf336014	101	.base.handle = NV_SUBDEV(DEVINIT, 0x10),
a8c4362b	102	.base.ofuncs = &(struct nvkm_ofuncs) {
cf336014	103	.ctor = nv04_devinit_ctor,
cb75d97e BS	104	.dtor = nv04_devinit_dtor,
	105	.init = nv04_devinit_init,
	106	.fini = nv04_devinit_fini,
	107	},
cf336014 BS	108	.meminit = nv10_devinit_meminit,
cf336014 BS	109	.pll_set = nv04_devinit_pll_set,
e21fd7c4	110	.post = nvbios_init,
cf336014	111	}.base;