Commit | Line | Data |
---|---|---|
88524bc0 BS |
1 | /* |
2 | * Copyright 2013 Red Hat Inc. | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice shall be included in | |
12 | * all copies or substantial portions of the Software. | |
13 | * | |
14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
20 | * OTHER DEALINGS IN THE SOFTWARE. | |
21 | * | |
22 | * Authors: Ben Skeggs | |
23 | */ | |
24 | ||
cf336014 | 25 | #include "nv50.h" |
88524bc0 | 26 | |
4bf23ead | 27 | int |
88524bc0 BS |
28 | nvc0_devinit_pll_set(struct nouveau_devinit *devinit, u32 type, u32 freq) |
29 | { | |
cf336014 | 30 | struct nv50_devinit_priv *priv = (void *)devinit; |
88524bc0 BS |
31 | struct nouveau_bios *bios = nouveau_bios(priv); |
32 | struct nvbios_pll info; | |
33 | int N, fN, M, P; | |
34 | int ret; | |
35 | ||
36 | ret = nvbios_pll_parse(bios, type, &info); | |
37 | if (ret) | |
38 | return ret; | |
39 | ||
40 | ret = nva3_pll_calc(nv_subdev(devinit), &info, freq, &N, &fN, &M, &P); | |
41 | if (ret < 0) | |
42 | return ret; | |
43 | ||
44 | switch (info.type) { | |
45 | case PLL_VPLL0: | |
46 | case PLL_VPLL1: | |
47 | case PLL_VPLL2: | |
48 | case PLL_VPLL3: | |
49 | nv_mask(priv, info.reg + 0x0c, 0x00000000, 0x00000100); | |
50 | nv_wr32(priv, info.reg + 0x04, (P << 16) | (N << 8) | M); | |
51 | nv_wr32(priv, info.reg + 0x10, fN << 16); | |
52 | break; | |
53 | default: | |
54 | nv_warn(priv, "0x%08x/%dKhz unimplemented\n", type, freq); | |
55 | ret = -EINVAL; | |
56 | break; | |
57 | } | |
58 | ||
59 | return ret; | |
60 | } | |
61 | ||
4019aaa2 IM |
62 | static u64 |
63 | nvc0_devinit_disable(struct nouveau_devinit *devinit) | |
64 | { | |
65 | struct nv50_devinit_priv *priv = (void *)devinit; | |
66 | u32 r022500 = nv_rd32(priv, 0x022500); | |
67 | u64 disable = 0ULL; | |
68 | ||
69 | if (r022500 & 0x00000001) | |
70 | disable |= (1ULL << NVDEV_ENGINE_DISP); | |
71 | ||
72 | if (r022500 & 0x00000002) { | |
37a5d028 | 73 | disable |= (1ULL << NVDEV_ENGINE_MSPDEC); |
fd8666f7 | 74 | disable |= (1ULL << NVDEV_ENGINE_MSPPP); |
4019aaa2 IM |
75 | } |
76 | ||
77 | if (r022500 & 0x00000004) | |
eccf7e8a | 78 | disable |= (1ULL << NVDEV_ENGINE_MSVLD); |
4019aaa2 | 79 | if (r022500 & 0x00000008) |
bd8369ec | 80 | disable |= (1ULL << NVDEV_ENGINE_MSENC); |
4019aaa2 | 81 | if (r022500 & 0x00000100) |
aedf24ff | 82 | disable |= (1ULL << NVDEV_ENGINE_CE0); |
4019aaa2 | 83 | if (r022500 & 0x00000200) |
aedf24ff | 84 | disable |= (1ULL << NVDEV_ENGINE_CE1); |
4019aaa2 IM |
85 | |
86 | return disable; | |
87 | } | |
88 | ||
88524bc0 BS |
89 | static int |
90 | nvc0_devinit_ctor(struct nouveau_object *parent, struct nouveau_object *engine, | |
91 | struct nouveau_oclass *oclass, void *data, u32 size, | |
92 | struct nouveau_object **pobject) | |
93 | { | |
94 | struct nv50_devinit_priv *priv; | |
95 | int ret; | |
96 | ||
97 | ret = nouveau_devinit_create(parent, engine, oclass, &priv); | |
98 | *pobject = nv_object(priv); | |
99 | if (ret) | |
100 | return ret; | |
101 | ||
791dc143 ML |
102 | if (nv_rd32(priv, 0x022500) & 0x00000001) |
103 | priv->base.post = true; | |
88524bc0 BS |
104 | return 0; |
105 | } | |
106 | ||
cf336014 BS |
107 | struct nouveau_oclass * |
108 | nvc0_devinit_oclass = &(struct nouveau_devinit_impl) { | |
109 | .base.handle = NV_SUBDEV(DEVINIT, 0xc0), | |
110 | .base.ofuncs = &(struct nouveau_ofuncs) { | |
88524bc0 BS |
111 | .ctor = nvc0_devinit_ctor, |
112 | .dtor = _nouveau_devinit_dtor, | |
113 | .init = nv50_devinit_init, | |
114 | .fini = _nouveau_devinit_fini, | |
115 | }, | |
cf336014 | 116 | .pll_set = nvc0_devinit_pll_set, |
4019aaa2 | 117 | .disable = nvc0_devinit_disable, |
e21fd7c4 | 118 | .post = nvbios_init, |
cf336014 | 119 | }.base; |