projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
net/mlx4_en: Validate VLAN IDs provided in ethtool flow steering rules
[deliverable/linux.git] / drivers / net / ethernet / mellanox / mlx4 / en_ethtool.c
CommitLineData
c27a02cd
YP		 1/*
2 * Copyright (c) 2007 Mellanox Technologies. All rights reserved.
3 *
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
9 *
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
12 * conditions are met:
13 *
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
16 * disclaimer.
17 *
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE.
31 *
32 */
33
34#include <linux/kernel.h>
35#include <linux/ethtool.h>
36#include <linux/netdevice.h>
af22d9de 37#include <linux/mlx4/driver.h>
f90a3673
HHZ		 38#include <linux/in.h>
39#include <net/ip.h>
c27a02cd
YP		 40
41#include "mlx4_en.h"
42#include "en_port.h"
43
82067281 44#define EN_ETHTOOL_QP_ATTACH (1ull << 63)
82067281
HHZ		 45#define EN_ETHTOOL_SHORT_MASK cpu_to_be16(0xffff)
46#define EN_ETHTOOL_WORD_MASK cpu_to_be32(0xffffffff)
c27a02cd 47
79c54b6b
AV		 48static int mlx4_en_moderation_update(struct mlx4_en_priv *priv)
49{
50 int i;
51 int err = 0;
52
53 for (i = 0; i < priv->tx_ring_num; i++) {
54 priv->tx_cq[i].moder_cnt = priv->tx_frames;
55 priv->tx_cq[i].moder_time = priv->tx_usecs;
56 err = mlx4_en_set_cq_moder(priv, &priv->tx_cq[i]);
57 if (err)
58 return err;
59 }
60
61 if (priv->adaptive_rx_coal)
62 return 0;
63
64 for (i = 0; i < priv->rx_ring_num; i++) {
65 priv->rx_cq[i].moder_cnt = priv->rx_frames;
66 priv->rx_cq[i].moder_time = priv->rx_usecs;
67 priv->last_moder_time[i] = MLX4_EN_AUTO_CONF;
68 err = mlx4_en_set_cq_moder(priv, &priv->rx_cq[i]);
69 if (err)
70 return err;
71 }
72
73 return err;
74}
75
c27a02cd
YP		 76static void
77mlx4_en_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *drvinfo)
78{
79 struct mlx4_en_priv *priv = netdev_priv(dev);
80 struct mlx4_en_dev *mdev = priv->mdev;
81
612a94d6
RJ		 82 strlcpy(drvinfo->driver, DRV_NAME, sizeof(drvinfo->driver));
83 strlcpy(drvinfo->version, DRV_VERSION " (" DRV_RELDATE ")",
84 sizeof(drvinfo->version));
85 snprintf(drvinfo->fw_version, sizeof(drvinfo->fw_version),
86 "%d.%d.%d",
c27a02cd
YP		 87 (u16) (mdev->dev->caps.fw_ver >> 32),
88 (u16) ((mdev->dev->caps.fw_ver >> 16) & 0xffff),
89 (u16) (mdev->dev->caps.fw_ver & 0xffff));
612a94d6
RJ		 90 strlcpy(drvinfo->bus_info, pci_name(mdev->dev->pdev),
91 sizeof(drvinfo->bus_info));
c27a02cd
YP		 92 drvinfo->n_stats = 0;
93 drvinfo->regdump_len = 0;
94 drvinfo->eedump_len = 0;
95}
96
c27a02cd
YP		 97static const char main_strings[][ETH_GSTRING_LEN] = {
98 "rx_packets", "tx_packets", "rx_bytes", "tx_bytes", "rx_errors",
99 "tx_errors", "rx_dropped", "tx_dropped", "multicast", "collisions",
100 "rx_length_errors", "rx_over_errors", "rx_crc_errors",
101 "rx_frame_errors", "rx_fifo_errors", "rx_missed_errors",
102 "tx_aborted_errors", "tx_carrier_errors", "tx_fifo_errors",
103 "tx_heartbeat_errors", "tx_window_errors",
104
105 /* port statistics */
fa37a958 106 "tso_packets",
c27a02cd
YP		 107 "queue_stopped", "wake_queue", "tx_timeout", "rx_alloc_failed",
108 "rx_csum_good", "rx_csum_none", "tx_chksum_offload",
109
110 /* packet statistics */
111 "broadcast", "rx_prio_0", "rx_prio_1", "rx_prio_2", "rx_prio_3",
112 "rx_prio_4", "rx_prio_5", "rx_prio_6", "rx_prio_7", "tx_prio_0",
113 "tx_prio_1", "tx_prio_2", "tx_prio_3", "tx_prio_4", "tx_prio_5",
114 "tx_prio_6", "tx_prio_7",
115};
d61702f1 116#define NUM_MAIN_STATS 21
c27a02cd
YP		 117#define NUM_ALL_STATS (NUM_MAIN_STATS + NUM_PORT_STATS + NUM_PKT_STATS + NUM_PERF_STATS)
118
e7c1c2c4 119static const char mlx4_en_test_names[][ETH_GSTRING_LEN]= {
fd9071ec 120 "Interrupt Test",
e7c1c2c4
YP		 121 "Link Test",
122 "Speed Test",
123 "Register Test",
124 "Loopback Test",
125};
126
c27a02cd
YP		 127static u32 mlx4_en_get_msglevel(struct net_device *dev)
128{
129 return ((struct mlx4_en_priv *) netdev_priv(dev))->msg_enable;
130}
131
132static void mlx4_en_set_msglevel(struct net_device *dev, u32 val)
133{
134 ((struct mlx4_en_priv *) netdev_priv(dev))->msg_enable = val;
135}
136
137static void mlx4_en_get_wol(struct net_device *netdev,
138 struct ethtool_wolinfo *wol)
139{
14c07b13
YP		 140 struct mlx4_en_priv *priv = netdev_priv(netdev);
141 int err = 0;
142 u64 config = 0;
559a9f1d 143 u64 mask;
14c07b13 144
559a9f1d
OD		 145 if ((priv->port < 1) || (priv->port > 2)) {
146 en_err(priv, "Failed to get WoL information\n");
147 return;
148 }
149
150 mask = (priv->port == 1) ? MLX4_DEV_CAP_FLAG_WOL_PORT1 :
151 MLX4_DEV_CAP_FLAG_WOL_PORT2;
152
153 if (!(priv->mdev->dev->caps.flags & mask)) {
14c07b13
YP		 154 wol->supported = 0;
155 wol->wolopts = 0;
156 return;
157 }
158
159 err = mlx4_wol_read(priv->mdev->dev, &config, priv->port);
160 if (err) {
161 en_err(priv, "Failed to get WoL information\n");
162 return;
163 }
164
165 if (config & MLX4_EN_WOL_MAGIC)
166 wol->supported = WAKE_MAGIC;
167 else
168 wol->supported = 0;
169
170 if (config & MLX4_EN_WOL_ENABLED)
171 wol->wolopts = WAKE_MAGIC;
172 else
173 wol->wolopts = 0;
174}
175
176static int mlx4_en_set_wol(struct net_device *netdev,
177 struct ethtool_wolinfo *wol)
178{
179 struct mlx4_en_priv *priv = netdev_priv(netdev);
180 u64 config = 0;
181 int err = 0;
559a9f1d
OD		 182 u64 mask;
183
184 if ((priv->port < 1) || (priv->port > 2))
185 return -EOPNOTSUPP;
186
187 mask = (priv->port == 1) ? MLX4_DEV_CAP_FLAG_WOL_PORT1 :
188 MLX4_DEV_CAP_FLAG_WOL_PORT2;
14c07b13 189
559a9f1d 190 if (!(priv->mdev->dev->caps.flags & mask))
14c07b13
YP		 191 return -EOPNOTSUPP;
192
193 if (wol->supported & ~WAKE_MAGIC)
194 return -EINVAL;
195
196 err = mlx4_wol_read(priv->mdev->dev, &config, priv->port);
197 if (err) {
198 en_err(priv, "Failed to get WoL info, unable to modify\n");
199 return err;
200 }
201
202 if (wol->wolopts & WAKE_MAGIC) {
203 config |= MLX4_EN_WOL_DO_MODIFY | MLX4_EN_WOL_ENABLED |
204 MLX4_EN_WOL_MAGIC;
205 } else {
206 config &= ~(MLX4_EN_WOL_ENABLED | MLX4_EN_WOL_MAGIC);
207 config |= MLX4_EN_WOL_DO_MODIFY;
208 }
209
210 err = mlx4_wol_write(priv->mdev->dev, config, priv->port);
211 if (err)
212 en_err(priv, "Failed to set WoL information\n");
213
214 return err;
c27a02cd
YP		 215}
216
217static int mlx4_en_get_sset_count(struct net_device *dev, int sset)
218{
219 struct mlx4_en_priv *priv = netdev_priv(dev);
93ece0c1 220 int bit_count = hweight64(priv->stats_bitmap);
c27a02cd 221
e7c1c2c4
YP		 222 switch (sset) {
223 case ETH_SS_STATS:
93ece0c1 224 return (priv->stats_bitmap ? bit_count : NUM_ALL_STATS) +
e7c1c2c4
YP		 225 (priv->tx_ring_num + priv->rx_ring_num) * 2;
226 case ETH_SS_TEST:
ccf86321
OG		 227 return MLX4_EN_NUM_SELF_TEST - !(priv->mdev->dev->caps.flags
228 & MLX4_DEV_CAP_FLAG_UC_LOOPBACK) * 2;
e7c1c2c4 229 default:
c27a02cd 230 return -EOPNOTSUPP;
e7c1c2c4 231 }
c27a02cd
YP		 232}
233
234static void mlx4_en_get_ethtool_stats(struct net_device *dev,
235 struct ethtool_stats *stats, uint64_t *data)
236{
237 struct mlx4_en_priv *priv = netdev_priv(dev);
238 int index = 0;
93ece0c1 239 int i, j = 0;
c27a02cd
YP		 240
241 spin_lock_bh(&priv->stats_lock);
242
93ece0c1
EE		 243 if (!(priv->stats_bitmap)) {
244 for (i = 0; i < NUM_MAIN_STATS; i++)
245 data[index++] =
246 ((unsigned long *) &priv->stats)[i];
247 for (i = 0; i < NUM_PORT_STATS; i++)
248 data[index++] =
249 ((unsigned long *) &priv->port_stats)[i];
250 for (i = 0; i < NUM_PKT_STATS; i++)
251 data[index++] =
252 ((unsigned long *) &priv->pkstats)[i];
253 } else {
254 for (i = 0; i < NUM_MAIN_STATS; i++) {
255 if ((priv->stats_bitmap >> j) & 1)
256 data[index++] =
257 ((unsigned long *) &priv->stats)[i];
258 j++;
259 }
260 for (i = 0; i < NUM_PORT_STATS; i++) {
261 if ((priv->stats_bitmap >> j) & 1)
262 data[index++] =
263 ((unsigned long *) &priv->port_stats)[i];
264 j++;
265 }
266 }
c27a02cd
YP		 267 for (i = 0; i < priv->tx_ring_num; i++) {
268 data[index++] = priv->tx_ring[i].packets;
269 data[index++] = priv->tx_ring[i].bytes;
270 }
271 for (i = 0; i < priv->rx_ring_num; i++) {
272 data[index++] = priv->rx_ring[i].packets;
273 data[index++] = priv->rx_ring[i].bytes;
274 }
c27a02cd
YP		 275 spin_unlock_bh(&priv->stats_lock);
276
277}
278
e7c1c2c4
YP		 279static void mlx4_en_self_test(struct net_device *dev,
280 struct ethtool_test *etest, u64 *buf)
281{
282 mlx4_en_ex_selftest(dev, &etest->flags, buf);
283}
284
c27a02cd
YP		 285static void mlx4_en_get_strings(struct net_device *dev,
286 uint32_t stringset, uint8_t *data)
287{
288 struct mlx4_en_priv *priv = netdev_priv(dev);
289 int index = 0;
290 int i;
291
e7c1c2c4
YP		 292 switch (stringset) {
293 case ETH_SS_TEST:
294 for (i = 0; i < MLX4_EN_NUM_SELF_TEST - 2; i++)
295 strcpy(data + i * ETH_GSTRING_LEN, mlx4_en_test_names[i]);
ccf86321 296 if (priv->mdev->dev->caps.flags & MLX4_DEV_CAP_FLAG_UC_LOOPBACK)
e7c1c2c4
YP		 297 for (; i < MLX4_EN_NUM_SELF_TEST; i++)
298 strcpy(data + i * ETH_GSTRING_LEN, mlx4_en_test_names[i]);
299 break;
300
301 case ETH_SS_STATS:
302 /* Add main counters */
93ece0c1
EE		 303 if (!priv->stats_bitmap) {
304 for (i = 0; i < NUM_MAIN_STATS; i++)
305 strcpy(data + (index++) * ETH_GSTRING_LEN,
306 main_strings[i]);
307 for (i = 0; i < NUM_PORT_STATS; i++)
308 strcpy(data + (index++) * ETH_GSTRING_LEN,
309 main_strings[i +
310 NUM_MAIN_STATS]);
311 for (i = 0; i < NUM_PKT_STATS; i++)
312 strcpy(data + (index++) * ETH_GSTRING_LEN,
313 main_strings[i +
314 NUM_MAIN_STATS +
315 NUM_PORT_STATS]);
316 } else
317 for (i = 0; i < NUM_MAIN_STATS + NUM_PORT_STATS; i++) {
318 if ((priv->stats_bitmap >> i) & 1) {
319 strcpy(data +
320 (index++) * ETH_GSTRING_LEN,
321 main_strings[i]);
322 }
323 if (!(priv->stats_bitmap >> i))
324 break;
325 }
e7c1c2c4
YP		 326 for (i = 0; i < priv->tx_ring_num; i++) {
327 sprintf(data + (index++) * ETH_GSTRING_LEN,
328 "tx%d_packets", i);
329 sprintf(data + (index++) * ETH_GSTRING_LEN,
330 "tx%d_bytes", i);
331 }
332 for (i = 0; i < priv->rx_ring_num; i++) {
333 sprintf(data + (index++) * ETH_GSTRING_LEN,
334 "rx%d_packets", i);
335 sprintf(data + (index++) * ETH_GSTRING_LEN,
336 "rx%d_bytes", i);
337 }
e7c1c2c4
YP		 338 break;
339 }
c27a02cd
YP		 340}
341
342static int mlx4_en_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
343{
7699517d
YP		 344 struct mlx4_en_priv *priv = netdev_priv(dev);
345 int trans_type;
346
c27a02cd
YP		 347 cmd->autoneg = AUTONEG_DISABLE;
348 cmd->supported = SUPPORTED_10000baseT_Full;
7699517d
YP		 349 cmd->advertising = ADVERTISED_10000baseT_Full;
350
351 if (mlx4_en_QUERY_PORT(priv->mdev, priv->port))
352 return -ENOMEM;
353
354 trans_type = priv->port_state.transciver;
c27a02cd 355 if (netif_carrier_ok(dev)) {
70739497 356 ethtool_cmd_speed_set(cmd, priv->port_state.link_speed);
c27a02cd
YP		 357 cmd->duplex = DUPLEX_FULL;
358 } else {
70739497 359 ethtool_cmd_speed_set(cmd, -1);
c27a02cd
YP		 360 cmd->duplex = -1;
361 }
7699517d
YP		 362
363 if (trans_type > 0 && trans_type <= 0xC) {
364 cmd->port = PORT_FIBRE;
365 cmd->transceiver = XCVR_EXTERNAL;
366 cmd->supported |= SUPPORTED_FIBRE;
367 cmd->advertising |= ADVERTISED_FIBRE;
368 } else if (trans_type == 0x80 || trans_type == 0) {
369 cmd->port = PORT_TP;
370 cmd->transceiver = XCVR_INTERNAL;
371 cmd->supported |= SUPPORTED_TP;
372 cmd->advertising |= ADVERTISED_TP;
373 } else {
374 cmd->port = -1;
375 cmd->transceiver = -1;
376 }
c27a02cd
YP		 377 return 0;
378}
379
380static int mlx4_en_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
381{
382 if ((cmd->autoneg == AUTONEG_ENABLE) ||
25db0338
DD		 383 (ethtool_cmd_speed(cmd) != SPEED_10000) ||
384 (cmd->duplex != DUPLEX_FULL))
c27a02cd
YP		 385 return -EINVAL;
386
387 /* Nothing to change */
388 return 0;
389}
390
391static int mlx4_en_get_coalesce(struct net_device *dev,
392 struct ethtool_coalesce *coal)
393{
394 struct mlx4_en_priv *priv = netdev_priv(dev);
395
a19a848a
YP		 396 coal->tx_coalesce_usecs = priv->tx_usecs;
397 coal->tx_max_coalesced_frames = priv->tx_frames;
c27a02cd
YP		 398 coal->rx_coalesce_usecs = priv->rx_usecs;
399 coal->rx_max_coalesced_frames = priv->rx_frames;
400
401 coal->pkt_rate_low = priv->pkt_rate_low;
402 coal->rx_coalesce_usecs_low = priv->rx_usecs_low;
403 coal->pkt_rate_high = priv->pkt_rate_high;
404 coal->rx_coalesce_usecs_high = priv->rx_usecs_high;
405 coal->rate_sample_interval = priv->sample_interval;
406 coal->use_adaptive_rx_coalesce = priv->adaptive_rx_coal;
407 return 0;
408}
409
410static int mlx4_en_set_coalesce(struct net_device *dev,
411 struct ethtool_coalesce *coal)
412{
413 struct mlx4_en_priv *priv = netdev_priv(dev);
c27a02cd
YP		 414
415 priv->rx_frames = (coal->rx_max_coalesced_frames ==
416 MLX4_EN_AUTO_CONF) ?
3db36fb2 417 MLX4_EN_RX_COAL_TARGET :
c27a02cd
YP		 418 coal->rx_max_coalesced_frames;
419 priv->rx_usecs = (coal->rx_coalesce_usecs ==
420 MLX4_EN_AUTO_CONF) ?
421 MLX4_EN_RX_COAL_TIME :
422 coal->rx_coalesce_usecs;
423
a19a848a
YP		 424 /* Setting TX coalescing parameters */
425 if (coal->tx_coalesce_usecs != priv->tx_usecs ||
426 coal->tx_max_coalesced_frames != priv->tx_frames) {
427 priv->tx_usecs = coal->tx_coalesce_usecs;
428 priv->tx_frames = coal->tx_max_coalesced_frames;
a19a848a
YP		 429 }
430
c27a02cd
YP		 431 /* Set adaptive coalescing params */
432 priv->pkt_rate_low = coal->pkt_rate_low;
433 priv->rx_usecs_low = coal->rx_coalesce_usecs_low;
434 priv->pkt_rate_high = coal->pkt_rate_high;
435 priv->rx_usecs_high = coal->rx_coalesce_usecs_high;
436 priv->sample_interval = coal->rate_sample_interval;
437 priv->adaptive_rx_coal = coal->use_adaptive_rx_coalesce;
c27a02cd 438
79c54b6b 439 return mlx4_en_moderation_update(priv);
c27a02cd
YP		 440}
441
442static int mlx4_en_set_pauseparam(struct net_device *dev,
443 struct ethtool_pauseparam *pause)
444{
445 struct mlx4_en_priv *priv = netdev_priv(dev);
446 struct mlx4_en_dev *mdev = priv->mdev;
447 int err;
448
d53b93f2
YP		 449 priv->prof->tx_pause = pause->tx_pause != 0;
450 priv->prof->rx_pause = pause->rx_pause != 0;
c27a02cd
YP		 451 err = mlx4_SET_PORT_general(mdev->dev, priv->port,
452 priv->rx_skb_size + ETH_FCS_LEN,
d53b93f2
YP		 453 priv->prof->tx_pause,
454 priv->prof->tx_ppp,
455 priv->prof->rx_pause,
456 priv->prof->rx_ppp);
c27a02cd 457 if (err)
453a6082 458 en_err(priv, "Failed setting pause params\n");
c27a02cd
YP		 459
460 return err;
461}
462
463static void mlx4_en_get_pauseparam(struct net_device *dev,
464 struct ethtool_pauseparam *pause)
465{
466 struct mlx4_en_priv *priv = netdev_priv(dev);
c27a02cd 467
d53b93f2
YP		 468 pause->tx_pause = priv->prof->tx_pause;
469 pause->rx_pause = priv->prof->rx_pause;
c27a02cd
YP		 470}
471
18cc42a3
YP		 472static int mlx4_en_set_ringparam(struct net_device *dev,
473 struct ethtool_ringparam *param)
474{
475 struct mlx4_en_priv *priv = netdev_priv(dev);
476 struct mlx4_en_dev *mdev = priv->mdev;
477 u32 rx_size, tx_size;
478 int port_up = 0;
479 int err = 0;
480
481 if (param->rx_jumbo_pending || param->rx_mini_pending)
482 return -EINVAL;
483
484 rx_size = roundup_pow_of_two(param->rx_pending);
485 rx_size = max_t(u32, rx_size, MLX4_EN_MIN_RX_SIZE);
bd531e36 486 rx_size = min_t(u32, rx_size, MLX4_EN_MAX_RX_SIZE);
18cc42a3
YP		 487 tx_size = roundup_pow_of_two(param->tx_pending);
488 tx_size = max_t(u32, tx_size, MLX4_EN_MIN_TX_SIZE);
bd531e36 489 tx_size = min_t(u32, tx_size, MLX4_EN_MAX_TX_SIZE);
18cc42a3 490
bc081cec
YP		 491 if (rx_size == (priv->port_up ? priv->rx_ring[0].actual_size :
492 priv->rx_ring[0].size) &&
493 tx_size == priv->tx_ring[0].size)
18cc42a3
YP		 494 return 0;
495
496 mutex_lock(&mdev->state_lock);
497 if (priv->port_up) {
498 port_up = 1;
499 mlx4_en_stop_port(dev);
500 }
501
fe0af03c 502 mlx4_en_free_resources(priv);
18cc42a3
YP		 503
504 priv->prof->tx_ring_size = tx_size;
505 priv->prof->rx_ring_size = rx_size;
506
507 err = mlx4_en_alloc_resources(priv);
508 if (err) {
453a6082 509 en_err(priv, "Failed reallocating port resources\n");
18cc42a3
YP		 510 goto out;
511 }
512 if (port_up) {
513 err = mlx4_en_start_port(dev);
514 if (err)
453a6082 515 en_err(priv, "Failed starting port\n");
18cc42a3
YP		 516 }
517
79c54b6b 518 err = mlx4_en_moderation_update(priv);
6b4d8d9f 519
18cc42a3
YP		 520out:
521 mutex_unlock(&mdev->state_lock);
522 return err;
523}
524
c27a02cd
YP		 525static void mlx4_en_get_ringparam(struct net_device *dev,
526 struct ethtool_ringparam *param)
527{
528 struct mlx4_en_priv *priv = netdev_priv(dev);
c27a02cd
YP		 529
530 memset(param, 0, sizeof(*param));
bd531e36
YP		 531 param->rx_max_pending = MLX4_EN_MAX_RX_SIZE;
532 param->tx_max_pending = MLX4_EN_MAX_TX_SIZE;
bc081cec
YP		 533 param->rx_pending = priv->port_up ?
534 priv->rx_ring[0].actual_size : priv->rx_ring[0].size;
535 param->tx_pending = priv->tx_ring[0].size;
c27a02cd
YP		 536}
537
93d3e367
YP		 538static u32 mlx4_en_get_rxfh_indir_size(struct net_device *dev)
539{
540 struct mlx4_en_priv *priv = netdev_priv(dev);
541
542 return priv->rx_ring_num;
543}
544
545static int mlx4_en_get_rxfh_indir(struct net_device *dev, u32 *ring_index)
546{
547 struct mlx4_en_priv *priv = netdev_priv(dev);
548 struct mlx4_en_rss_map *rss_map = &priv->rss_map;
549 int rss_rings;
550 size_t n = priv->rx_ring_num;
551 int err = 0;
552
553 rss_rings = priv->prof->rss_rings ?: priv->rx_ring_num;
554
555 while (n--) {
556 ring_index[n] = rss_map->qps[n % rss_rings].qpn -
557 rss_map->base_qpn;
558 }
559
560 return err;
561}
562
563static int mlx4_en_set_rxfh_indir(struct net_device *dev,
564 const u32 *ring_index)
565{
566 struct mlx4_en_priv *priv = netdev_priv(dev);
567 struct mlx4_en_dev *mdev = priv->mdev;
568 int port_up = 0;
569 int err = 0;
570 int i;
571 int rss_rings = 0;
572
573 /* Calculate RSS table size and make sure flows are spread evenly
574 * between rings
575 */
576 for (i = 0; i < priv->rx_ring_num; i++) {
577 if (i > 0 && !ring_index[i] && !rss_rings)
578 rss_rings = i;
579
580 if (ring_index[i] != (i % (rss_rings ?: priv->rx_ring_num)))
581 return -EINVAL;
582 }
583
584 if (!rss_rings)
585 rss_rings = priv->rx_ring_num;
586
587 /* RSS table size must be an order of 2 */
588 if (!is_power_of_2(rss_rings))
589 return -EINVAL;
590
591 mutex_lock(&mdev->state_lock);
592 if (priv->port_up) {
593 port_up = 1;
594 mlx4_en_stop_port(dev);
595 }
596
597 priv->prof->rss_rings = rss_rings;
598
599 if (port_up) {
600 err = mlx4_en_start_port(dev);
601 if (err)
602 en_err(priv, "Failed starting port\n");
603 }
604
605 mutex_unlock(&mdev->state_lock);
606 return err;
607}
608
82067281
HHZ		 609#define all_zeros_or_all_ones(field) \
610 ((field) == 0 || (field) == (__force typeof(field))-1)
611
612static int mlx4_en_validate_flow(struct net_device *dev,
613 struct ethtool_rxnfc *cmd)
614{
615 struct ethtool_usrip4_spec *l3_mask;
616 struct ethtool_tcpip4_spec *l4_mask;
617 struct ethhdr *eth_mask;
82067281
HHZ		 618
619 if (cmd->fs.location >= MAX_NUM_OF_FS_RULES)
620 return -EINVAL;
621
520dfe3a
YB		 622 if (cmd->fs.flow_type & FLOW_MAC_EXT) {
623 /* dest mac mask must be ff:ff:ff:ff:ff:ff */
624 if (!is_broadcast_ether_addr(cmd->fs.m_ext.h_dest))
625 return -EINVAL;
626 }
627
628 switch (cmd->fs.flow_type & ~(FLOW_EXT | FLOW_MAC_EXT)) {
82067281
HHZ		 629 case TCP_V4_FLOW:
630 case UDP_V4_FLOW:
631 if (cmd->fs.m_u.tcp_ip4_spec.tos)
632 return -EINVAL;
633 l4_mask = &cmd->fs.m_u.tcp_ip4_spec;
634 /* don't allow mask which isn't all 0 or 1 */
635 if (!all_zeros_or_all_ones(l4_mask->ip4src) ||
636 !all_zeros_or_all_ones(l4_mask->ip4dst) ||
637 !all_zeros_or_all_ones(l4_mask->psrc) ||
638 !all_zeros_or_all_ones(l4_mask->pdst))
639 return -EINVAL;
640 break;
641 case IP_USER_FLOW:
642 l3_mask = &cmd->fs.m_u.usr_ip4_spec;
643 if (l3_mask->l4_4_bytes || l3_mask->tos || l3_mask->proto ||
644 cmd->fs.h_u.usr_ip4_spec.ip_ver != ETH_RX_NFC_IP4 ||
645 (!l3_mask->ip4src && !l3_mask->ip4dst) ||
646 !all_zeros_or_all_ones(l3_mask->ip4src) ||
647 !all_zeros_or_all_ones(l3_mask->ip4dst))
648 return -EINVAL;
649 break;
650 case ETHER_FLOW:
651 eth_mask = &cmd->fs.m_u.ether_spec;
652 /* source mac mask must not be set */
c402b947 653 if (!is_zero_ether_addr(eth_mask->h_source))
82067281
HHZ		 654 return -EINVAL;
655
656 /* dest mac mask must be ff:ff:ff:ff:ff:ff */
c402b947 657 if (!is_broadcast_ether_addr(eth_mask->h_dest))
82067281
HHZ		 658 return -EINVAL;
659
660 if (!all_zeros_or_all_ones(eth_mask->h_proto))
661 return -EINVAL;
662 break;
663 default:
664 return -EINVAL;
665 }
666
667 if ((cmd->fs.flow_type & FLOW_EXT)) {
668 if (cmd->fs.m_ext.vlan_etype ||
669 !(cmd->fs.m_ext.vlan_tci == 0 ||
670 cmd->fs.m_ext.vlan_tci == cpu_to_be16(0xfff)))
671 return -EINVAL;
69d7126b
HHZ		 672 if (cmd->fs.m_ext.vlan_tci) {
673 if (be16_to_cpu(cmd->fs.h_ext.vlan_tci) >= VLAN_N_VID)
674 return -EINVAL;
675 }
82067281
HHZ		 676 }
677
678 return 0;
679}
680
f90a3673
HHZ		 681static int mlx4_en_ethtool_add_mac_rule(struct ethtool_rxnfc *cmd,
682 struct list_head *rule_list_h,
683 struct mlx4_spec_list *spec_l2,
684 unsigned char *mac)
685{
686 int err = 0;
687 __be64 mac_msk = cpu_to_be64(MLX4_MAC_MASK << 16);
688
689 spec_l2->id = MLX4_NET_TRANS_RULE_ID_ETH;
690 memcpy(spec_l2->eth.dst_mac_msk, &mac_msk, ETH_ALEN);
691 memcpy(spec_l2->eth.dst_mac, mac, ETH_ALEN);
692
693 if ((cmd->fs.flow_type & FLOW_EXT) && cmd->fs.m_ext.vlan_tci) {
694 spec_l2->eth.vlan_id = cmd->fs.h_ext.vlan_tci;
695 spec_l2->eth.vlan_id_msk = cpu_to_be16(0xfff);
696 }
697
698 list_add_tail(&spec_l2->list, rule_list_h);
699
700 return err;
701}
702
703static int mlx4_en_ethtool_add_mac_rule_by_ipv4(struct mlx4_en_priv *priv,
704 struct ethtool_rxnfc *cmd,
705 struct list_head *rule_list_h,
706 struct mlx4_spec_list *spec_l2,
707 __be32 ipv4_dst)
708{
709 __be64 be_mac = 0;
710 unsigned char mac[ETH_ALEN];
711
712 if (!ipv4_is_multicast(ipv4_dst)) {
713 if (cmd->fs.flow_type & FLOW_MAC_EXT) {
714 memcpy(&mac, cmd->fs.h_ext.h_dest, ETH_ALEN);
715 } else {
716 be_mac = cpu_to_be64((priv->mac & MLX4_MAC_MASK) << 16);
717 memcpy(&mac, &be_mac, ETH_ALEN);
718 }
719 } else {
720 ip_eth_mc_map(ipv4_dst, mac);
721 }
722
723 return mlx4_en_ethtool_add_mac_rule(cmd, rule_list_h, spec_l2, &mac[0]);
724}
725
82067281 726static int add_ip_rule(struct mlx4_en_priv *priv,
f90a3673
HHZ		 727 struct ethtool_rxnfc *cmd,
728 struct list_head *list_h)
82067281 729{
f90a3673
HHZ		 730 struct mlx4_spec_list *spec_l2 = NULL;
731 struct mlx4_spec_list *spec_l3 = NULL;
82067281
HHZ		 732 struct ethtool_usrip4_spec *l3_mask = &cmd->fs.m_u.usr_ip4_spec;
733
f90a3673
HHZ		 734 spec_l3 = kzalloc(sizeof(*spec_l3), GFP_KERNEL);
735 spec_l2 = kzalloc(sizeof(*spec_l2), GFP_KERNEL);
736 if (!spec_l2 || !spec_l3) {
82067281 737 en_err(priv, "Fail to alloc ethtool rule.\n");
f90a3673
HHZ		 738 kfree(spec_l2);
739 kfree(spec_l3);
82067281
HHZ		 740 return -ENOMEM;
741 }
742
f90a3673
HHZ		 743 mlx4_en_ethtool_add_mac_rule_by_ipv4(priv, cmd, list_h, spec_l2,
744 cmd->fs.h_u.
745 usr_ip4_spec.ip4dst);
82067281
HHZ		 746 spec_l3->id = MLX4_NET_TRANS_RULE_ID_IPV4;
747 spec_l3->ipv4.src_ip = cmd->fs.h_u.usr_ip4_spec.ip4src;
748 if (l3_mask->ip4src)
749 spec_l3->ipv4.src_ip_msk = EN_ETHTOOL_WORD_MASK;
750 spec_l3->ipv4.dst_ip = cmd->fs.h_u.usr_ip4_spec.ip4dst;
751 if (l3_mask->ip4dst)
752 spec_l3->ipv4.dst_ip_msk = EN_ETHTOOL_WORD_MASK;
753 list_add_tail(&spec_l3->list, list_h);
754
755 return 0;
756}
757
758static int add_tcp_udp_rule(struct mlx4_en_priv *priv,
759 struct ethtool_rxnfc *cmd,
760 struct list_head *list_h, int proto)
761{
f90a3673
HHZ		 762 struct mlx4_spec_list *spec_l2 = NULL;
763 struct mlx4_spec_list *spec_l3 = NULL;
764 struct mlx4_spec_list *spec_l4 = NULL;
82067281
HHZ		 765 struct ethtool_tcpip4_spec *l4_mask = &cmd->fs.m_u.tcp_ip4_spec;
766
f90a3673
HHZ		 767 spec_l2 = kzalloc(sizeof(*spec_l2), GFP_KERNEL);
768 spec_l3 = kzalloc(sizeof(*spec_l3), GFP_KERNEL);
769 spec_l4 = kzalloc(sizeof(*spec_l4), GFP_KERNEL);
770 if (!spec_l2 || !spec_l3 || !spec_l4) {
82067281 771 en_err(priv, "Fail to alloc ethtool rule.\n");
f90a3673 772 kfree(spec_l2);
82067281
HHZ		 773 kfree(spec_l3);
774 kfree(spec_l4);
775 return -ENOMEM;
776 }
777
778 spec_l3->id = MLX4_NET_TRANS_RULE_ID_IPV4;
779
780 if (proto == TCP_V4_FLOW) {
f90a3673
HHZ		 781 mlx4_en_ethtool_add_mac_rule_by_ipv4(priv, cmd, list_h,
782 spec_l2,
783 cmd->fs.h_u.
784 tcp_ip4_spec.ip4dst);
82067281
HHZ		 785 spec_l4->id = MLX4_NET_TRANS_RULE_ID_TCP;
786 spec_l3->ipv4.src_ip = cmd->fs.h_u.tcp_ip4_spec.ip4src;
787 spec_l3->ipv4.dst_ip = cmd->fs.h_u.tcp_ip4_spec.ip4dst;
788 spec_l4->tcp_udp.src_port = cmd->fs.h_u.tcp_ip4_spec.psrc;
789 spec_l4->tcp_udp.dst_port = cmd->fs.h_u.tcp_ip4_spec.pdst;
790 } else {
f90a3673
HHZ		 791 mlx4_en_ethtool_add_mac_rule_by_ipv4(priv, cmd, list_h,
792 spec_l2,
793 cmd->fs.h_u.
794 udp_ip4_spec.ip4dst);
82067281
HHZ		 795 spec_l4->id = MLX4_NET_TRANS_RULE_ID_UDP;
796 spec_l3->ipv4.src_ip = cmd->fs.h_u.udp_ip4_spec.ip4src;
797 spec_l3->ipv4.dst_ip = cmd->fs.h_u.udp_ip4_spec.ip4dst;
798 spec_l4->tcp_udp.src_port = cmd->fs.h_u.udp_ip4_spec.psrc;
799 spec_l4->tcp_udp.dst_port = cmd->fs.h_u.udp_ip4_spec.pdst;
800 }
801
802 if (l4_mask->ip4src)
803 spec_l3->ipv4.src_ip_msk = EN_ETHTOOL_WORD_MASK;
804 if (l4_mask->ip4dst)
805 spec_l3->ipv4.dst_ip_msk = EN_ETHTOOL_WORD_MASK;
806
807 if (l4_mask->psrc)
808 spec_l4->tcp_udp.src_port_msk = EN_ETHTOOL_SHORT_MASK;
809 if (l4_mask->pdst)
810 spec_l4->tcp_udp.dst_port_msk = EN_ETHTOOL_SHORT_MASK;
811
812 list_add_tail(&spec_l3->list, list_h);
813 list_add_tail(&spec_l4->list, list_h);
814
815 return 0;
816}
817
818static int mlx4_en_ethtool_to_net_trans_rule(struct net_device *dev,
819 struct ethtool_rxnfc *cmd,
820 struct list_head *rule_list_h)
821{
822 int err;
82067281 823 struct ethhdr *eth_spec;
82067281 824 struct mlx4_spec_list *spec_l2;
f90a3673 825 struct mlx4_en_priv *priv = netdev_priv(dev);
82067281
HHZ		 826
827 err = mlx4_en_validate_flow(dev, cmd);
828 if (err)
829 return err;
830
520dfe3a 831 switch (cmd->fs.flow_type & ~(FLOW_EXT | FLOW_MAC_EXT)) {
82067281 832 case ETHER_FLOW:
f90a3673
HHZ		 833 spec_l2 = kzalloc(sizeof(*spec_l2), GFP_KERNEL);
834 if (!spec_l2)
835 return -ENOMEM;
836
82067281 837 eth_spec = &cmd->fs.h_u.ether_spec;
f90a3673
HHZ		 838 mlx4_en_ethtool_add_mac_rule(cmd, rule_list_h, spec_l2,
839 &eth_spec->h_dest[0]);
82067281
HHZ		 840 spec_l2->eth.ether_type = eth_spec->h_proto;
841 if (eth_spec->h_proto)
842 spec_l2->eth.ether_type_enable = 1;
843 break;
844 case IP_USER_FLOW:
845 err = add_ip_rule(priv, cmd, rule_list_h);
846 break;
847 case TCP_V4_FLOW:
848 err = add_tcp_udp_rule(priv, cmd, rule_list_h, TCP_V4_FLOW);
849 break;
850 case UDP_V4_FLOW:
851 err = add_tcp_udp_rule(priv, cmd, rule_list_h, UDP_V4_FLOW);
852 break;
853 }
854
855 return err;
856}
857
858static int mlx4_en_flow_replace(struct net_device *dev,
859 struct ethtool_rxnfc *cmd)
860{
861 int err;
862 struct mlx4_en_priv *priv = netdev_priv(dev);
863 struct ethtool_flow_id *loc_rule;
864 struct mlx4_spec_list *spec, *tmp_spec;
865 u32 qpn;
866 u64 reg_id;
867
868 struct mlx4_net_trans_rule rule = {
869 .queue_mode = MLX4_NET_TRANS_Q_FIFO,
870 .exclusive = 0,
871 .allow_loopback = 1,
872 .promisc_mode = MLX4_FS_PROMISC_NONE,
873 };
874
875 rule.port = priv->port;
876 rule.priority = MLX4_DOMAIN_ETHTOOL | cmd->fs.location;
877 INIT_LIST_HEAD(&rule.list);
878
879 /* Allow direct QP attaches if the EN_ETHTOOL_QP_ATTACH flag is set */
880 if (cmd->fs.ring_cookie == RX_CLS_FLOW_DISC)
cabdc8ee 881 qpn = priv->drop_qp.qpn;
82067281
HHZ		 882 else if (cmd->fs.ring_cookie & EN_ETHTOOL_QP_ATTACH) {
883 qpn = cmd->fs.ring_cookie & (EN_ETHTOOL_QP_ATTACH - 1);
884 } else {
885 if (cmd->fs.ring_cookie >= priv->rx_ring_num) {
886 en_warn(priv, "rxnfc: RX ring (%llu) doesn't exist.\n",
887 cmd->fs.ring_cookie);
888 return -EINVAL;
889 }
890 qpn = priv->rss_map.qps[cmd->fs.ring_cookie].qpn;
891 if (!qpn) {
892 en_warn(priv, "rxnfc: RX ring (%llu) is inactive.\n",
893 cmd->fs.ring_cookie);
894 return -EINVAL;
895 }
896 }
897 rule.qpn = qpn;
898 err = mlx4_en_ethtool_to_net_trans_rule(dev, cmd, &rule.list);
899 if (err)
900 goto out_free_list;
901
902 loc_rule = &priv->ethtool_rules[cmd->fs.location];
903 if (loc_rule->id) {
904 err = mlx4_flow_detach(priv->mdev->dev, loc_rule->id);
905 if (err) {
906 en_err(priv, "Fail to detach network rule at location %d. registration id = %llx\n",
907 cmd->fs.location, loc_rule->id);
908 goto out_free_list;
909 }
910 loc_rule->id = 0;
911 memset(&loc_rule->flow_spec, 0,
912 sizeof(struct ethtool_rx_flow_spec));
913 }
914 err = mlx4_flow_attach(priv->mdev->dev, &rule, &reg_id);
915 if (err) {
916 en_err(priv, "Fail to attach network rule at location %d.\n",
917 cmd->fs.location);
918 goto out_free_list;
919 }
920 loc_rule->id = reg_id;
921 memcpy(&loc_rule->flow_spec, &cmd->fs,
922 sizeof(struct ethtool_rx_flow_spec));
923
924out_free_list:
925 list_for_each_entry_safe(spec, tmp_spec, &rule.list, list) {
926 list_del(&spec->list);
927 kfree(spec);
928 }
929 return err;
930}
931
932static int mlx4_en_flow_detach(struct net_device *dev,
933 struct ethtool_rxnfc *cmd)
934{
935 int err = 0;
936 struct ethtool_flow_id *rule;
937 struct mlx4_en_priv *priv = netdev_priv(dev);
938
939 if (cmd->fs.location >= MAX_NUM_OF_FS_RULES)
940 return -EINVAL;
941
942 rule = &priv->ethtool_rules[cmd->fs.location];
943 if (!rule->id) {
944 err = -ENOENT;
945 goto out;
946 }
947
948 err = mlx4_flow_detach(priv->mdev->dev, rule->id);
949 if (err) {
950 en_err(priv, "Fail to detach network rule at location %d. registration id = 0x%llx\n",
951 cmd->fs.location, rule->id);
952 goto out;
953 }
954 rule->id = 0;
955 memset(&rule->flow_spec, 0, sizeof(struct ethtool_rx_flow_spec));
956out:
957 return err;
958
959}
960
961static int mlx4_en_get_flow(struct net_device *dev, struct ethtool_rxnfc *cmd,
962 int loc)
963{
964 int err = 0;
965 struct ethtool_flow_id *rule;
966 struct mlx4_en_priv *priv = netdev_priv(dev);
967
968 if (loc < 0 || loc >= MAX_NUM_OF_FS_RULES)
969 return -EINVAL;
970
971 rule = &priv->ethtool_rules[loc];
972 if (rule->id)
973 memcpy(&cmd->fs, &rule->flow_spec,
974 sizeof(struct ethtool_rx_flow_spec));
975 else
976 err = -ENOENT;
977
978 return err;
979}
980
981static int mlx4_en_get_num_flows(struct mlx4_en_priv *priv)
982{
983
984 int i, res = 0;
985 for (i = 0; i < MAX_NUM_OF_FS_RULES; i++) {
986 if (priv->ethtool_rules[i].id)
987 res++;
988 }
989 return res;
990
991}
992
93d3e367
YP		 993static int mlx4_en_get_rxnfc(struct net_device *dev, struct ethtool_rxnfc *cmd,
994 u32 *rule_locs)
995{
996 struct mlx4_en_priv *priv = netdev_priv(dev);
82067281 997 struct mlx4_en_dev *mdev = priv->mdev;
93d3e367 998 int err = 0;
82067281
HHZ		 999 int i = 0, priority = 0;
1000
1001 if ((cmd->cmd == ETHTOOL_GRXCLSRLCNT ||
1002 cmd->cmd == ETHTOOL_GRXCLSRULE ||
1003 cmd->cmd == ETHTOOL_GRXCLSRLALL) &&
1004 mdev->dev->caps.steering_mode != MLX4_STEERING_MODE_DEVICE_MANAGED)
1005 return -EINVAL;
93d3e367
YP		 1006
1007 switch (cmd->cmd) {
1008 case ETHTOOL_GRXRINGS:
1009 cmd->data = priv->rx_ring_num;
1010 break;
82067281
HHZ		 1011 case ETHTOOL_GRXCLSRLCNT:
1012 cmd->rule_cnt = mlx4_en_get_num_flows(priv);
1013 break;
1014 case ETHTOOL_GRXCLSRULE:
1015 err = mlx4_en_get_flow(dev, cmd, cmd->fs.location);
1016 break;
1017 case ETHTOOL_GRXCLSRLALL:
1018 while ((!err || err == -ENOENT) && priority < cmd->rule_cnt) {
1019 err = mlx4_en_get_flow(dev, cmd, i);
1020 if (!err)
1021 rule_locs[priority++] = i;
1022 i++;
1023 }
1024 err = 0;
1025 break;
93d3e367
YP		 1026 default:
1027 err = -EOPNOTSUPP;
1028 break;
1029 }
1030
1031 return err;
1032}
1033
82067281
HHZ		 1034static int mlx4_en_set_rxnfc(struct net_device *dev, struct ethtool_rxnfc *cmd)
1035{
1036 int err = 0;
1037 struct mlx4_en_priv *priv = netdev_priv(dev);
1038 struct mlx4_en_dev *mdev = priv->mdev;
1039
1040 if (mdev->dev->caps.steering_mode != MLX4_STEERING_MODE_DEVICE_MANAGED)
1041 return -EINVAL;
1042
1043 switch (cmd->cmd) {
1044 case ETHTOOL_SRXCLSRLINS:
1045 err = mlx4_en_flow_replace(dev, cmd);
1046 break;
1047 case ETHTOOL_SRXCLSRLDEL:
1048 err = mlx4_en_flow_detach(dev, cmd);
1049 break;
1050 default:
1051 en_warn(priv, "Unsupported ethtool command. (%d)\n", cmd->cmd);
1052 return -EINVAL;
1053 }
1054
1055 return err;
1056}
1057
d317966b
AV		 1058static void mlx4_en_get_channels(struct net_device *dev,
1059 struct ethtool_channels *channel)
1060{
1061 struct mlx4_en_priv *priv = netdev_priv(dev);
1062
1063 memset(channel, 0, sizeof(*channel));
1064
1065 channel->max_rx = MAX_RX_RINGS;
1066 channel->max_tx = MLX4_EN_MAX_TX_RING_P_UP;
1067
1068 channel->rx_count = priv->rx_ring_num;
1069 channel->tx_count = priv->tx_ring_num / MLX4_EN_NUM_UP;
1070}
1071
1072static int mlx4_en_set_channels(struct net_device *dev,
1073 struct ethtool_channels *channel)
1074{
1075 struct mlx4_en_priv *priv = netdev_priv(dev);
1076 struct mlx4_en_dev *mdev = priv->mdev;
1077 int port_up;
1078 int err = 0;
1079
1080 if (channel->other_count || channel->combined_count ||
1081 channel->tx_count > MLX4_EN_MAX_TX_RING_P_UP ||
1082 channel->rx_count > MAX_RX_RINGS ||
1083 !channel->tx_count || !channel->rx_count)
1084 return -EINVAL;
1085
1086 mutex_lock(&mdev->state_lock);
1087 if (priv->port_up) {
1088 port_up = 1;
1089 mlx4_en_stop_port(dev);
1090 }
1091
1092 mlx4_en_free_resources(priv);
1093
1094 priv->num_tx_rings_p_up = channel->tx_count;
1095 priv->tx_ring_num = channel->tx_count * MLX4_EN_NUM_UP;
1096 priv->rx_ring_num = channel->rx_count;
1097
1098 err = mlx4_en_alloc_resources(priv);
1099 if (err) {
1100 en_err(priv, "Failed reallocating port resources\n");
1101 goto out;
1102 }
1103
1104 netif_set_real_num_tx_queues(dev, priv->tx_ring_num);
1105 netif_set_real_num_rx_queues(dev, priv->rx_ring_num);
1106
1107 mlx4_en_setup_tc(dev, MLX4_EN_NUM_UP);
1108
1109 en_warn(priv, "Using %d TX rings\n", priv->tx_ring_num);
1110 en_warn(priv, "Using %d RX rings\n", priv->rx_ring_num);
1111
1112 if (port_up) {
1113 err = mlx4_en_start_port(dev);
1114 if (err)
1115 en_err(priv, "Failed starting port\n");
1116 }
1117
1118 err = mlx4_en_moderation_update(priv);
1119
1120out:
1121 mutex_unlock(&mdev->state_lock);
1122 return err;
1123}
1124
c27a02cd
YP		 1125const struct ethtool_ops mlx4_en_ethtool_ops = {
1126 .get_drvinfo = mlx4_en_get_drvinfo,
1127 .get_settings = mlx4_en_get_settings,
1128 .set_settings = mlx4_en_set_settings,
c27a02cd 1129 .get_link = ethtool_op_get_link,
c27a02cd
YP		 1130 .get_strings = mlx4_en_get_strings,
1131 .get_sset_count = mlx4_en_get_sset_count,
1132 .get_ethtool_stats = mlx4_en_get_ethtool_stats,
e7c1c2c4 1133 .self_test = mlx4_en_self_test,
c27a02cd 1134 .get_wol = mlx4_en_get_wol,
14c07b13 1135 .set_wol = mlx4_en_set_wol,
c27a02cd
YP		 1136 .get_msglevel = mlx4_en_get_msglevel,
1137 .set_msglevel = mlx4_en_set_msglevel,
1138 .get_coalesce = mlx4_en_get_coalesce,
1139 .set_coalesce = mlx4_en_set_coalesce,
1140 .get_pauseparam = mlx4_en_get_pauseparam,
1141 .set_pauseparam = mlx4_en_set_pauseparam,
1142 .get_ringparam = mlx4_en_get_ringparam,
18cc42a3 1143 .set_ringparam = mlx4_en_set_ringparam,
93d3e367 1144 .get_rxnfc = mlx4_en_get_rxnfc,
82067281 1145 .set_rxnfc = mlx4_en_set_rxnfc,
93d3e367
YP		 1146 .get_rxfh_indir_size = mlx4_en_get_rxfh_indir_size,
1147 .get_rxfh_indir = mlx4_en_get_rxfh_indir,
1148 .set_rxfh_indir = mlx4_en_set_rxfh_indir,
d317966b
AV		 1149 .get_channels = mlx4_en_get_channels,
1150 .set_channels = mlx4_en_set_channels,
c27a02cd
YP		 1151};
1152
1153
1154
1155
1156
Linux kernel - Deliverables
This page took 0.568742 seconds and 5 git commands to generate.