Commit | Line | Data |
---|---|---|
c27a02cd YP |
1 | /* |
2 | * Copyright (c) 2007 Mellanox Technologies. All rights reserved. | |
3 | * | |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | * | |
32 | */ | |
33 | ||
076bb0c8 | 34 | #include <net/busy_poll.h> |
c27a02cd | 35 | #include <linux/mlx4/cq.h> |
5a0e3ad6 | 36 | #include <linux/slab.h> |
c27a02cd YP |
37 | #include <linux/mlx4/qp.h> |
38 | #include <linux/skbuff.h> | |
b67bfe0d | 39 | #include <linux/rculist.h> |
c27a02cd YP |
40 | #include <linux/if_ether.h> |
41 | #include <linux/if_vlan.h> | |
42 | #include <linux/vmalloc.h> | |
43 | ||
44 | #include "mlx4_en.h" | |
45 | ||
51151a16 ED |
46 | static int mlx4_alloc_pages(struct mlx4_en_priv *priv, |
47 | struct mlx4_en_rx_alloc *page_alloc, | |
48 | const struct mlx4_en_frag_info *frag_info, | |
49 | gfp_t _gfp) | |
50 | { | |
51 | int order; | |
52 | struct page *page; | |
53 | dma_addr_t dma; | |
54 | ||
55 | for (order = MLX4_EN_ALLOC_PREFER_ORDER; ;) { | |
56 | gfp_t gfp = _gfp; | |
57 | ||
58 | if (order) | |
59 | gfp |= __GFP_COMP | __GFP_NOWARN; | |
60 | page = alloc_pages(gfp, order); | |
61 | if (likely(page)) | |
62 | break; | |
63 | if (--order < 0 || | |
64 | ((PAGE_SIZE << order) < frag_info->frag_size)) | |
65 | return -ENOMEM; | |
66 | } | |
67 | dma = dma_map_page(priv->ddev, page, 0, PAGE_SIZE << order, | |
68 | PCI_DMA_FROMDEVICE); | |
69 | if (dma_mapping_error(priv->ddev, dma)) { | |
70 | put_page(page); | |
71 | return -ENOMEM; | |
72 | } | |
70fbe079 | 73 | page_alloc->page_size = PAGE_SIZE << order; |
51151a16 ED |
74 | page_alloc->page = page; |
75 | page_alloc->dma = dma; | |
70fbe079 | 76 | page_alloc->page_offset = frag_info->frag_align; |
51151a16 ED |
77 | /* Not doing get_page() for each frag is a big win |
78 | * on asymetric workloads. | |
79 | */ | |
70fbe079 AV |
80 | atomic_set(&page->_count, |
81 | page_alloc->page_size / frag_info->frag_stride); | |
51151a16 ED |
82 | return 0; |
83 | } | |
84 | ||
4cce66cd TLSC |
85 | static int mlx4_en_alloc_frags(struct mlx4_en_priv *priv, |
86 | struct mlx4_en_rx_desc *rx_desc, | |
87 | struct mlx4_en_rx_alloc *frags, | |
51151a16 ED |
88 | struct mlx4_en_rx_alloc *ring_alloc, |
89 | gfp_t gfp) | |
c27a02cd | 90 | { |
4cce66cd | 91 | struct mlx4_en_rx_alloc page_alloc[MLX4_EN_MAX_RX_FRAGS]; |
51151a16 | 92 | const struct mlx4_en_frag_info *frag_info; |
c27a02cd YP |
93 | struct page *page; |
94 | dma_addr_t dma; | |
4cce66cd | 95 | int i; |
c27a02cd | 96 | |
4cce66cd TLSC |
97 | for (i = 0; i < priv->num_frags; i++) { |
98 | frag_info = &priv->frag_info[i]; | |
51151a16 | 99 | page_alloc[i] = ring_alloc[i]; |
70fbe079 AV |
100 | page_alloc[i].page_offset += frag_info->frag_stride; |
101 | ||
102 | if (page_alloc[i].page_offset + frag_info->frag_stride <= | |
103 | ring_alloc[i].page_size) | |
51151a16 | 104 | continue; |
70fbe079 | 105 | |
51151a16 ED |
106 | if (mlx4_alloc_pages(priv, &page_alloc[i], frag_info, gfp)) |
107 | goto out; | |
4cce66cd | 108 | } |
c27a02cd | 109 | |
4cce66cd TLSC |
110 | for (i = 0; i < priv->num_frags; i++) { |
111 | frags[i] = ring_alloc[i]; | |
70fbe079 | 112 | dma = ring_alloc[i].dma + ring_alloc[i].page_offset; |
4cce66cd TLSC |
113 | ring_alloc[i] = page_alloc[i]; |
114 | rx_desc->data[i].addr = cpu_to_be64(dma); | |
c27a02cd | 115 | } |
4cce66cd | 116 | |
c27a02cd | 117 | return 0; |
4cce66cd | 118 | |
4cce66cd TLSC |
119 | out: |
120 | while (i--) { | |
121 | frag_info = &priv->frag_info[i]; | |
51151a16 | 122 | if (page_alloc[i].page != ring_alloc[i].page) { |
4cce66cd | 123 | dma_unmap_page(priv->ddev, page_alloc[i].dma, |
70fbe079 | 124 | page_alloc[i].page_size, PCI_DMA_FROMDEVICE); |
51151a16 ED |
125 | page = page_alloc[i].page; |
126 | atomic_set(&page->_count, 1); | |
127 | put_page(page); | |
128 | } | |
4cce66cd TLSC |
129 | } |
130 | return -ENOMEM; | |
131 | } | |
132 | ||
133 | static void mlx4_en_free_frag(struct mlx4_en_priv *priv, | |
134 | struct mlx4_en_rx_alloc *frags, | |
135 | int i) | |
136 | { | |
51151a16 | 137 | const struct mlx4_en_frag_info *frag_info = &priv->frag_info[i]; |
021f1107 | 138 | u32 next_frag_end = frags[i].page_offset + 2 * frag_info->frag_stride; |
4cce66cd | 139 | |
021f1107 AV |
140 | |
141 | if (next_frag_end > frags[i].page_size) | |
70fbe079 AV |
142 | dma_unmap_page(priv->ddev, frags[i].dma, frags[i].page_size, |
143 | PCI_DMA_FROMDEVICE); | |
51151a16 | 144 | |
4cce66cd TLSC |
145 | if (frags[i].page) |
146 | put_page(frags[i].page); | |
c27a02cd YP |
147 | } |
148 | ||
149 | static int mlx4_en_init_allocator(struct mlx4_en_priv *priv, | |
150 | struct mlx4_en_rx_ring *ring) | |
151 | { | |
c27a02cd | 152 | int i; |
51151a16 | 153 | struct mlx4_en_rx_alloc *page_alloc; |
c27a02cd YP |
154 | |
155 | for (i = 0; i < priv->num_frags; i++) { | |
51151a16 | 156 | const struct mlx4_en_frag_info *frag_info = &priv->frag_info[i]; |
c27a02cd | 157 | |
51151a16 ED |
158 | if (mlx4_alloc_pages(priv, &ring->page_alloc[i], |
159 | frag_info, GFP_KERNEL)) | |
4cce66cd | 160 | goto out; |
c27a02cd YP |
161 | } |
162 | return 0; | |
163 | ||
164 | out: | |
165 | while (i--) { | |
51151a16 ED |
166 | struct page *page; |
167 | ||
c27a02cd | 168 | page_alloc = &ring->page_alloc[i]; |
4cce66cd | 169 | dma_unmap_page(priv->ddev, page_alloc->dma, |
70fbe079 | 170 | page_alloc->page_size, PCI_DMA_FROMDEVICE); |
51151a16 ED |
171 | page = page_alloc->page; |
172 | atomic_set(&page->_count, 1); | |
173 | put_page(page); | |
c27a02cd YP |
174 | page_alloc->page = NULL; |
175 | } | |
176 | return -ENOMEM; | |
177 | } | |
178 | ||
179 | static void mlx4_en_destroy_allocator(struct mlx4_en_priv *priv, | |
180 | struct mlx4_en_rx_ring *ring) | |
181 | { | |
182 | struct mlx4_en_rx_alloc *page_alloc; | |
183 | int i; | |
184 | ||
185 | for (i = 0; i < priv->num_frags; i++) { | |
51151a16 ED |
186 | const struct mlx4_en_frag_info *frag_info = &priv->frag_info[i]; |
187 | ||
c27a02cd | 188 | page_alloc = &ring->page_alloc[i]; |
453a6082 YP |
189 | en_dbg(DRV, priv, "Freeing allocator:%d count:%d\n", |
190 | i, page_count(page_alloc->page)); | |
c27a02cd | 191 | |
4cce66cd | 192 | dma_unmap_page(priv->ddev, page_alloc->dma, |
70fbe079 AV |
193 | page_alloc->page_size, PCI_DMA_FROMDEVICE); |
194 | while (page_alloc->page_offset + frag_info->frag_stride < | |
195 | page_alloc->page_size) { | |
51151a16 | 196 | put_page(page_alloc->page); |
70fbe079 | 197 | page_alloc->page_offset += frag_info->frag_stride; |
51151a16 | 198 | } |
c27a02cd YP |
199 | page_alloc->page = NULL; |
200 | } | |
201 | } | |
202 | ||
c27a02cd YP |
203 | static void mlx4_en_init_rx_desc(struct mlx4_en_priv *priv, |
204 | struct mlx4_en_rx_ring *ring, int index) | |
205 | { | |
206 | struct mlx4_en_rx_desc *rx_desc = ring->buf + ring->stride * index; | |
c27a02cd YP |
207 | int possible_frags; |
208 | int i; | |
209 | ||
c27a02cd YP |
210 | /* Set size and memtype fields */ |
211 | for (i = 0; i < priv->num_frags; i++) { | |
c27a02cd YP |
212 | rx_desc->data[i].byte_count = |
213 | cpu_to_be32(priv->frag_info[i].frag_size); | |
214 | rx_desc->data[i].lkey = cpu_to_be32(priv->mdev->mr.key); | |
215 | } | |
216 | ||
217 | /* If the number of used fragments does not fill up the ring stride, | |
218 | * remaining (unused) fragments must be padded with null address/size | |
219 | * and a special memory key */ | |
220 | possible_frags = (ring->stride - sizeof(struct mlx4_en_rx_desc)) / DS_SIZE; | |
221 | for (i = priv->num_frags; i < possible_frags; i++) { | |
222 | rx_desc->data[i].byte_count = 0; | |
223 | rx_desc->data[i].lkey = cpu_to_be32(MLX4_EN_MEMTYPE_PAD); | |
224 | rx_desc->data[i].addr = 0; | |
225 | } | |
226 | } | |
227 | ||
c27a02cd | 228 | static int mlx4_en_prepare_rx_desc(struct mlx4_en_priv *priv, |
51151a16 ED |
229 | struct mlx4_en_rx_ring *ring, int index, |
230 | gfp_t gfp) | |
c27a02cd YP |
231 | { |
232 | struct mlx4_en_rx_desc *rx_desc = ring->buf + (index * ring->stride); | |
4cce66cd TLSC |
233 | struct mlx4_en_rx_alloc *frags = ring->rx_info + |
234 | (index << priv->log_rx_info); | |
c27a02cd | 235 | |
51151a16 | 236 | return mlx4_en_alloc_frags(priv, rx_desc, frags, ring->page_alloc, gfp); |
c27a02cd YP |
237 | } |
238 | ||
239 | static inline void mlx4_en_update_rx_prod_db(struct mlx4_en_rx_ring *ring) | |
240 | { | |
241 | *ring->wqres.db.db = cpu_to_be32(ring->prod & 0xffff); | |
242 | } | |
243 | ||
38aab07c YP |
244 | static void mlx4_en_free_rx_desc(struct mlx4_en_priv *priv, |
245 | struct mlx4_en_rx_ring *ring, | |
246 | int index) | |
247 | { | |
4cce66cd | 248 | struct mlx4_en_rx_alloc *frags; |
38aab07c YP |
249 | int nr; |
250 | ||
4cce66cd | 251 | frags = ring->rx_info + (index << priv->log_rx_info); |
38aab07c | 252 | for (nr = 0; nr < priv->num_frags; nr++) { |
453a6082 | 253 | en_dbg(DRV, priv, "Freeing fragment:%d\n", nr); |
4cce66cd | 254 | mlx4_en_free_frag(priv, frags, nr); |
38aab07c YP |
255 | } |
256 | } | |
257 | ||
c27a02cd YP |
258 | static int mlx4_en_fill_rx_buffers(struct mlx4_en_priv *priv) |
259 | { | |
c27a02cd YP |
260 | struct mlx4_en_rx_ring *ring; |
261 | int ring_ind; | |
262 | int buf_ind; | |
38aab07c | 263 | int new_size; |
c27a02cd YP |
264 | |
265 | for (buf_ind = 0; buf_ind < priv->prof->rx_ring_size; buf_ind++) { | |
266 | for (ring_ind = 0; ring_ind < priv->rx_ring_num; ring_ind++) { | |
41d942d5 | 267 | ring = priv->rx_ring[ring_ind]; |
c27a02cd YP |
268 | |
269 | if (mlx4_en_prepare_rx_desc(priv, ring, | |
51151a16 ED |
270 | ring->actual_size, |
271 | GFP_KERNEL)) { | |
c27a02cd | 272 | if (ring->actual_size < MLX4_EN_MIN_RX_SIZE) { |
453a6082 YP |
273 | en_err(priv, "Failed to allocate " |
274 | "enough rx buffers\n"); | |
c27a02cd YP |
275 | return -ENOMEM; |
276 | } else { | |
38aab07c | 277 | new_size = rounddown_pow_of_two(ring->actual_size); |
453a6082 YP |
278 | en_warn(priv, "Only %d buffers allocated " |
279 | "reducing ring size to %d", | |
280 | ring->actual_size, new_size); | |
38aab07c | 281 | goto reduce_rings; |
c27a02cd YP |
282 | } |
283 | } | |
284 | ring->actual_size++; | |
285 | ring->prod++; | |
286 | } | |
287 | } | |
38aab07c YP |
288 | return 0; |
289 | ||
290 | reduce_rings: | |
291 | for (ring_ind = 0; ring_ind < priv->rx_ring_num; ring_ind++) { | |
41d942d5 | 292 | ring = priv->rx_ring[ring_ind]; |
38aab07c YP |
293 | while (ring->actual_size > new_size) { |
294 | ring->actual_size--; | |
295 | ring->prod--; | |
296 | mlx4_en_free_rx_desc(priv, ring, ring->actual_size); | |
297 | } | |
38aab07c YP |
298 | } |
299 | ||
c27a02cd YP |
300 | return 0; |
301 | } | |
302 | ||
c27a02cd YP |
303 | static void mlx4_en_free_rx_buf(struct mlx4_en_priv *priv, |
304 | struct mlx4_en_rx_ring *ring) | |
305 | { | |
c27a02cd | 306 | int index; |
c27a02cd | 307 | |
453a6082 YP |
308 | en_dbg(DRV, priv, "Freeing Rx buf - cons:%d prod:%d\n", |
309 | ring->cons, ring->prod); | |
c27a02cd YP |
310 | |
311 | /* Unmap and free Rx buffers */ | |
38aab07c | 312 | BUG_ON((u32) (ring->prod - ring->cons) > ring->actual_size); |
c27a02cd YP |
313 | while (ring->cons != ring->prod) { |
314 | index = ring->cons & ring->size_mask; | |
453a6082 | 315 | en_dbg(DRV, priv, "Processing descriptor:%d\n", index); |
38aab07c | 316 | mlx4_en_free_rx_desc(priv, ring, index); |
c27a02cd YP |
317 | ++ring->cons; |
318 | } | |
319 | } | |
320 | ||
02512482 IS |
321 | void mlx4_en_set_num_rx_rings(struct mlx4_en_dev *mdev) |
322 | { | |
323 | int i; | |
324 | int num_of_eqs; | |
bb2146bc | 325 | int num_rx_rings; |
02512482 IS |
326 | struct mlx4_dev *dev = mdev->dev; |
327 | ||
328 | mlx4_foreach_port(i, dev, MLX4_PORT_TYPE_ETH) { | |
329 | if (!dev->caps.comp_pool) | |
330 | num_of_eqs = max_t(int, MIN_RX_RINGS, | |
331 | min_t(int, | |
332 | dev->caps.num_comp_vectors, | |
333 | DEF_RX_RINGS)); | |
334 | else | |
335 | num_of_eqs = min_t(int, MAX_MSIX_P_PORT, | |
336 | dev->caps.comp_pool/ | |
337 | dev->caps.num_ports) - 1; | |
338 | ||
bb2146bc IS |
339 | num_rx_rings = min_t(int, num_of_eqs, |
340 | netif_get_num_default_rss_queues()); | |
02512482 | 341 | mdev->profile.prof[i].rx_ring_num = |
bb2146bc | 342 | rounddown_pow_of_two(num_rx_rings); |
02512482 IS |
343 | } |
344 | } | |
345 | ||
c27a02cd | 346 | int mlx4_en_create_rx_ring(struct mlx4_en_priv *priv, |
41d942d5 | 347 | struct mlx4_en_rx_ring **pring, |
163561a4 | 348 | u32 size, u16 stride, int node) |
c27a02cd YP |
349 | { |
350 | struct mlx4_en_dev *mdev = priv->mdev; | |
41d942d5 | 351 | struct mlx4_en_rx_ring *ring; |
4cce66cd | 352 | int err = -ENOMEM; |
c27a02cd YP |
353 | int tmp; |
354 | ||
163561a4 | 355 | ring = kzalloc_node(sizeof(*ring), GFP_KERNEL, node); |
41d942d5 | 356 | if (!ring) { |
163561a4 EE |
357 | ring = kzalloc(sizeof(*ring), GFP_KERNEL); |
358 | if (!ring) { | |
359 | en_err(priv, "Failed to allocate RX ring structure\n"); | |
360 | return -ENOMEM; | |
361 | } | |
41d942d5 EE |
362 | } |
363 | ||
c27a02cd YP |
364 | ring->prod = 0; |
365 | ring->cons = 0; | |
366 | ring->size = size; | |
367 | ring->size_mask = size - 1; | |
368 | ring->stride = stride; | |
369 | ring->log_stride = ffs(ring->stride) - 1; | |
9f519f68 | 370 | ring->buf_size = ring->size * ring->stride + TXBB_SIZE; |
c27a02cd YP |
371 | |
372 | tmp = size * roundup_pow_of_two(MLX4_EN_MAX_RX_FRAGS * | |
4cce66cd | 373 | sizeof(struct mlx4_en_rx_alloc)); |
163561a4 | 374 | ring->rx_info = vmalloc_node(tmp, node); |
41d942d5 | 375 | if (!ring->rx_info) { |
163561a4 EE |
376 | ring->rx_info = vmalloc(tmp); |
377 | if (!ring->rx_info) { | |
378 | err = -ENOMEM; | |
379 | goto err_ring; | |
380 | } | |
41d942d5 | 381 | } |
e404decb | 382 | |
453a6082 | 383 | en_dbg(DRV, priv, "Allocated rx_info ring at addr:%p size:%d\n", |
c27a02cd YP |
384 | ring->rx_info, tmp); |
385 | ||
163561a4 EE |
386 | /* Allocate HW buffers on provided NUMA node */ |
387 | set_dev_node(&mdev->dev->pdev->dev, node); | |
c27a02cd YP |
388 | err = mlx4_alloc_hwq_res(mdev->dev, &ring->wqres, |
389 | ring->buf_size, 2 * PAGE_SIZE); | |
163561a4 | 390 | set_dev_node(&mdev->dev->pdev->dev, mdev->dev->numa_node); |
c27a02cd | 391 | if (err) |
41d942d5 | 392 | goto err_info; |
c27a02cd YP |
393 | |
394 | err = mlx4_en_map_buffer(&ring->wqres.buf); | |
395 | if (err) { | |
453a6082 | 396 | en_err(priv, "Failed to map RX buffer\n"); |
c27a02cd YP |
397 | goto err_hwq; |
398 | } | |
399 | ring->buf = ring->wqres.buf.direct.buf; | |
400 | ||
ec693d47 AV |
401 | ring->hwtstamp_rx_filter = priv->hwtstamp_config.rx_filter; |
402 | ||
41d942d5 | 403 | *pring = ring; |
c27a02cd YP |
404 | return 0; |
405 | ||
c27a02cd YP |
406 | err_hwq: |
407 | mlx4_free_hwq_res(mdev->dev, &ring->wqres, ring->buf_size); | |
41d942d5 | 408 | err_info: |
c27a02cd YP |
409 | vfree(ring->rx_info); |
410 | ring->rx_info = NULL; | |
41d942d5 EE |
411 | err_ring: |
412 | kfree(ring); | |
413 | *pring = NULL; | |
414 | ||
c27a02cd YP |
415 | return err; |
416 | } | |
417 | ||
418 | int mlx4_en_activate_rx_rings(struct mlx4_en_priv *priv) | |
419 | { | |
c27a02cd YP |
420 | struct mlx4_en_rx_ring *ring; |
421 | int i; | |
422 | int ring_ind; | |
423 | int err; | |
424 | int stride = roundup_pow_of_two(sizeof(struct mlx4_en_rx_desc) + | |
425 | DS_SIZE * priv->num_frags); | |
c27a02cd YP |
426 | |
427 | for (ring_ind = 0; ring_ind < priv->rx_ring_num; ring_ind++) { | |
41d942d5 | 428 | ring = priv->rx_ring[ring_ind]; |
c27a02cd YP |
429 | |
430 | ring->prod = 0; | |
431 | ring->cons = 0; | |
432 | ring->actual_size = 0; | |
41d942d5 | 433 | ring->cqn = priv->rx_cq[ring_ind]->mcq.cqn; |
c27a02cd YP |
434 | |
435 | ring->stride = stride; | |
9f519f68 YP |
436 | if (ring->stride <= TXBB_SIZE) |
437 | ring->buf += TXBB_SIZE; | |
438 | ||
c27a02cd YP |
439 | ring->log_stride = ffs(ring->stride) - 1; |
440 | ring->buf_size = ring->size * ring->stride; | |
441 | ||
442 | memset(ring->buf, 0, ring->buf_size); | |
443 | mlx4_en_update_rx_prod_db(ring); | |
444 | ||
4cce66cd | 445 | /* Initialize all descriptors */ |
c27a02cd YP |
446 | for (i = 0; i < ring->size; i++) |
447 | mlx4_en_init_rx_desc(priv, ring, i); | |
448 | ||
449 | /* Initialize page allocators */ | |
450 | err = mlx4_en_init_allocator(priv, ring); | |
451 | if (err) { | |
453a6082 | 452 | en_err(priv, "Failed initializing ring allocator\n"); |
60b1809f YP |
453 | if (ring->stride <= TXBB_SIZE) |
454 | ring->buf -= TXBB_SIZE; | |
9a4f92a6 YP |
455 | ring_ind--; |
456 | goto err_allocator; | |
c27a02cd | 457 | } |
c27a02cd | 458 | } |
b58515be IM |
459 | err = mlx4_en_fill_rx_buffers(priv); |
460 | if (err) | |
c27a02cd YP |
461 | goto err_buffers; |
462 | ||
463 | for (ring_ind = 0; ring_ind < priv->rx_ring_num; ring_ind++) { | |
41d942d5 | 464 | ring = priv->rx_ring[ring_ind]; |
c27a02cd | 465 | |
00d7d7bc | 466 | ring->size_mask = ring->actual_size - 1; |
c27a02cd | 467 | mlx4_en_update_rx_prod_db(ring); |
c27a02cd YP |
468 | } |
469 | ||
470 | return 0; | |
471 | ||
c27a02cd YP |
472 | err_buffers: |
473 | for (ring_ind = 0; ring_ind < priv->rx_ring_num; ring_ind++) | |
41d942d5 | 474 | mlx4_en_free_rx_buf(priv, priv->rx_ring[ring_ind]); |
c27a02cd YP |
475 | |
476 | ring_ind = priv->rx_ring_num - 1; | |
477 | err_allocator: | |
478 | while (ring_ind >= 0) { | |
41d942d5 EE |
479 | if (priv->rx_ring[ring_ind]->stride <= TXBB_SIZE) |
480 | priv->rx_ring[ring_ind]->buf -= TXBB_SIZE; | |
481 | mlx4_en_destroy_allocator(priv, priv->rx_ring[ring_ind]); | |
c27a02cd YP |
482 | ring_ind--; |
483 | } | |
484 | return err; | |
485 | } | |
486 | ||
487 | void mlx4_en_destroy_rx_ring(struct mlx4_en_priv *priv, | |
41d942d5 EE |
488 | struct mlx4_en_rx_ring **pring, |
489 | u32 size, u16 stride) | |
c27a02cd YP |
490 | { |
491 | struct mlx4_en_dev *mdev = priv->mdev; | |
41d942d5 | 492 | struct mlx4_en_rx_ring *ring = *pring; |
c27a02cd | 493 | |
c27a02cd | 494 | mlx4_en_unmap_buffer(&ring->wqres.buf); |
68355f71 | 495 | mlx4_free_hwq_res(mdev->dev, &ring->wqres, size * stride + TXBB_SIZE); |
c27a02cd YP |
496 | vfree(ring->rx_info); |
497 | ring->rx_info = NULL; | |
41d942d5 EE |
498 | kfree(ring); |
499 | *pring = NULL; | |
1eb8c695 | 500 | #ifdef CONFIG_RFS_ACCEL |
41d942d5 | 501 | mlx4_en_cleanup_filters(priv); |
1eb8c695 | 502 | #endif |
c27a02cd YP |
503 | } |
504 | ||
505 | void mlx4_en_deactivate_rx_ring(struct mlx4_en_priv *priv, | |
506 | struct mlx4_en_rx_ring *ring) | |
507 | { | |
c27a02cd | 508 | mlx4_en_free_rx_buf(priv, ring); |
9f519f68 YP |
509 | if (ring->stride <= TXBB_SIZE) |
510 | ring->buf -= TXBB_SIZE; | |
c27a02cd YP |
511 | mlx4_en_destroy_allocator(priv, ring); |
512 | } | |
513 | ||
514 | ||
c27a02cd YP |
515 | static int mlx4_en_complete_rx_desc(struct mlx4_en_priv *priv, |
516 | struct mlx4_en_rx_desc *rx_desc, | |
4cce66cd | 517 | struct mlx4_en_rx_alloc *frags, |
90278c9f | 518 | struct sk_buff *skb, |
c27a02cd YP |
519 | int length) |
520 | { | |
90278c9f | 521 | struct skb_frag_struct *skb_frags_rx = skb_shinfo(skb)->frags; |
c27a02cd YP |
522 | struct mlx4_en_frag_info *frag_info; |
523 | int nr; | |
524 | dma_addr_t dma; | |
525 | ||
4cce66cd | 526 | /* Collect used fragments while replacing them in the HW descriptors */ |
c27a02cd YP |
527 | for (nr = 0; nr < priv->num_frags; nr++) { |
528 | frag_info = &priv->frag_info[nr]; | |
529 | if (length <= frag_info->frag_prefix_size) | |
530 | break; | |
4cce66cd TLSC |
531 | if (!frags[nr].page) |
532 | goto fail; | |
c27a02cd | 533 | |
c27a02cd | 534 | dma = be64_to_cpu(rx_desc->data[nr].addr); |
4cce66cd TLSC |
535 | dma_sync_single_for_cpu(priv->ddev, dma, frag_info->frag_size, |
536 | DMA_FROM_DEVICE); | |
c27a02cd | 537 | |
4cce66cd | 538 | /* Save page reference in skb */ |
4cce66cd TLSC |
539 | __skb_frag_set_page(&skb_frags_rx[nr], frags[nr].page); |
540 | skb_frag_size_set(&skb_frags_rx[nr], frag_info->frag_size); | |
70fbe079 | 541 | skb_frags_rx[nr].page_offset = frags[nr].page_offset; |
4cce66cd | 542 | skb->truesize += frag_info->frag_stride; |
51151a16 | 543 | frags[nr].page = NULL; |
c27a02cd YP |
544 | } |
545 | /* Adjust size of last fragment to match actual length */ | |
973507cb | 546 | if (nr > 0) |
9e903e08 ED |
547 | skb_frag_size_set(&skb_frags_rx[nr - 1], |
548 | length - priv->frag_info[nr - 1].frag_prefix_size); | |
c27a02cd YP |
549 | return nr; |
550 | ||
551 | fail: | |
c27a02cd YP |
552 | while (nr > 0) { |
553 | nr--; | |
311761c8 | 554 | __skb_frag_unref(&skb_frags_rx[nr]); |
c27a02cd YP |
555 | } |
556 | return 0; | |
557 | } | |
558 | ||
559 | ||
560 | static struct sk_buff *mlx4_en_rx_skb(struct mlx4_en_priv *priv, | |
561 | struct mlx4_en_rx_desc *rx_desc, | |
4cce66cd | 562 | struct mlx4_en_rx_alloc *frags, |
c27a02cd YP |
563 | unsigned int length) |
564 | { | |
c27a02cd YP |
565 | struct sk_buff *skb; |
566 | void *va; | |
567 | int used_frags; | |
568 | dma_addr_t dma; | |
569 | ||
c056b734 | 570 | skb = netdev_alloc_skb(priv->dev, SMALL_PACKET_SIZE + NET_IP_ALIGN); |
c27a02cd | 571 | if (!skb) { |
453a6082 | 572 | en_dbg(RX_ERR, priv, "Failed allocating skb\n"); |
c27a02cd YP |
573 | return NULL; |
574 | } | |
c27a02cd YP |
575 | skb_reserve(skb, NET_IP_ALIGN); |
576 | skb->len = length; | |
c27a02cd YP |
577 | |
578 | /* Get pointer to first fragment so we could copy the headers into the | |
579 | * (linear part of the) skb */ | |
70fbe079 | 580 | va = page_address(frags[0].page) + frags[0].page_offset; |
c27a02cd YP |
581 | |
582 | if (length <= SMALL_PACKET_SIZE) { | |
583 | /* We are copying all relevant data to the skb - temporarily | |
4cce66cd | 584 | * sync buffers for the copy */ |
c27a02cd | 585 | dma = be64_to_cpu(rx_desc->data[0].addr); |
ebf8c9aa | 586 | dma_sync_single_for_cpu(priv->ddev, dma, length, |
e4fc8560 | 587 | DMA_FROM_DEVICE); |
c27a02cd | 588 | skb_copy_to_linear_data(skb, va, length); |
c27a02cd YP |
589 | skb->tail += length; |
590 | } else { | |
c27a02cd | 591 | /* Move relevant fragments to skb */ |
4cce66cd TLSC |
592 | used_frags = mlx4_en_complete_rx_desc(priv, rx_desc, frags, |
593 | skb, length); | |
785a0982 YP |
594 | if (unlikely(!used_frags)) { |
595 | kfree_skb(skb); | |
596 | return NULL; | |
597 | } | |
c27a02cd YP |
598 | skb_shinfo(skb)->nr_frags = used_frags; |
599 | ||
600 | /* Copy headers into the skb linear buffer */ | |
601 | memcpy(skb->data, va, HEADER_COPY_SIZE); | |
602 | skb->tail += HEADER_COPY_SIZE; | |
603 | ||
604 | /* Skip headers in first fragment */ | |
605 | skb_shinfo(skb)->frags[0].page_offset += HEADER_COPY_SIZE; | |
606 | ||
607 | /* Adjust size of first fragment */ | |
9e903e08 | 608 | skb_frag_size_sub(&skb_shinfo(skb)->frags[0], HEADER_COPY_SIZE); |
c27a02cd YP |
609 | skb->data_len = length - HEADER_COPY_SIZE; |
610 | } | |
611 | return skb; | |
612 | } | |
613 | ||
e7c1c2c4 YP |
614 | static void validate_loopback(struct mlx4_en_priv *priv, struct sk_buff *skb) |
615 | { | |
616 | int i; | |
617 | int offset = ETH_HLEN; | |
618 | ||
619 | for (i = 0; i < MLX4_LOOPBACK_TEST_PAYLOAD; i++, offset++) { | |
620 | if (*(skb->data + offset) != (unsigned char) (i & 0xff)) | |
621 | goto out_loopback; | |
622 | } | |
623 | /* Loopback found */ | |
624 | priv->loopback_ok = 1; | |
625 | ||
626 | out_loopback: | |
627 | dev_kfree_skb_any(skb); | |
628 | } | |
c27a02cd | 629 | |
4cce66cd TLSC |
630 | static void mlx4_en_refill_rx_buffers(struct mlx4_en_priv *priv, |
631 | struct mlx4_en_rx_ring *ring) | |
632 | { | |
633 | int index = ring->prod & ring->size_mask; | |
634 | ||
635 | while ((u32) (ring->prod - ring->cons) < ring->actual_size) { | |
51151a16 | 636 | if (mlx4_en_prepare_rx_desc(priv, ring, index, GFP_ATOMIC)) |
4cce66cd TLSC |
637 | break; |
638 | ring->prod++; | |
639 | index = ring->prod & ring->size_mask; | |
640 | } | |
641 | } | |
642 | ||
c27a02cd YP |
643 | int mlx4_en_process_rx_cq(struct net_device *dev, struct mlx4_en_cq *cq, int budget) |
644 | { | |
645 | struct mlx4_en_priv *priv = netdev_priv(dev); | |
ec693d47 | 646 | struct mlx4_en_dev *mdev = priv->mdev; |
c27a02cd | 647 | struct mlx4_cqe *cqe; |
41d942d5 | 648 | struct mlx4_en_rx_ring *ring = priv->rx_ring[cq->ring]; |
4cce66cd | 649 | struct mlx4_en_rx_alloc *frags; |
c27a02cd YP |
650 | struct mlx4_en_rx_desc *rx_desc; |
651 | struct sk_buff *skb; | |
652 | int index; | |
653 | int nr; | |
654 | unsigned int length; | |
655 | int polled = 0; | |
656 | int ip_summed; | |
08ff3235 | 657 | int factor = priv->cqe_factor; |
ec693d47 | 658 | u64 timestamp; |
837052d0 | 659 | bool l2_tunnel; |
c27a02cd YP |
660 | |
661 | if (!priv->port_up) | |
662 | return 0; | |
663 | ||
38be0a34 EB |
664 | if (budget <= 0) |
665 | return polled; | |
666 | ||
c27a02cd YP |
667 | /* We assume a 1:1 mapping between CQEs and Rx descriptors, so Rx |
668 | * descriptor offset can be deduced from the CQE index instead of | |
669 | * reading 'cqe->index' */ | |
670 | index = cq->mcq.cons_index & ring->size_mask; | |
08ff3235 | 671 | cqe = &cq->buf[(index << factor) + factor]; |
c27a02cd YP |
672 | |
673 | /* Process all completed CQEs */ | |
674 | while (XNOR(cqe->owner_sr_opcode & MLX4_CQE_OWNER_MASK, | |
675 | cq->mcq.cons_index & cq->size)) { | |
676 | ||
4cce66cd | 677 | frags = ring->rx_info + (index << priv->log_rx_info); |
c27a02cd YP |
678 | rx_desc = ring->buf + (index << ring->log_stride); |
679 | ||
680 | /* | |
681 | * make sure we read the CQE after we read the ownership bit | |
682 | */ | |
683 | rmb(); | |
684 | ||
685 | /* Drop packet on bad receive or bad checksum */ | |
686 | if (unlikely((cqe->owner_sr_opcode & MLX4_CQE_OPCODE_MASK) == | |
687 | MLX4_CQE_OPCODE_ERROR)) { | |
453a6082 | 688 | en_err(priv, "CQE completed in error - vendor " |
c27a02cd YP |
689 | "syndrom:%d syndrom:%d\n", |
690 | ((struct mlx4_err_cqe *) cqe)->vendor_err_syndrome, | |
691 | ((struct mlx4_err_cqe *) cqe)->syndrome); | |
692 | goto next; | |
693 | } | |
694 | if (unlikely(cqe->badfcs_enc & MLX4_CQE_BAD_FCS)) { | |
453a6082 | 695 | en_dbg(RX_ERR, priv, "Accepted frame with bad FCS\n"); |
c27a02cd YP |
696 | goto next; |
697 | } | |
698 | ||
79aeaccd YB |
699 | /* Check if we need to drop the packet if SRIOV is not enabled |
700 | * and not performing the selftest or flb disabled | |
701 | */ | |
702 | if (priv->flags & MLX4_EN_FLAG_RX_FILTER_NEEDED) { | |
703 | struct ethhdr *ethh; | |
704 | dma_addr_t dma; | |
79aeaccd YB |
705 | /* Get pointer to first fragment since we haven't |
706 | * skb yet and cast it to ethhdr struct | |
707 | */ | |
708 | dma = be64_to_cpu(rx_desc->data[0].addr); | |
709 | dma_sync_single_for_cpu(priv->ddev, dma, sizeof(*ethh), | |
710 | DMA_FROM_DEVICE); | |
711 | ethh = (struct ethhdr *)(page_address(frags[0].page) + | |
70fbe079 | 712 | frags[0].page_offset); |
79aeaccd | 713 | |
c07cb4b0 YB |
714 | if (is_multicast_ether_addr(ethh->h_dest)) { |
715 | struct mlx4_mac_entry *entry; | |
c07cb4b0 YB |
716 | struct hlist_head *bucket; |
717 | unsigned int mac_hash; | |
718 | ||
719 | /* Drop the packet, since HW loopback-ed it */ | |
720 | mac_hash = ethh->h_source[MLX4_EN_MAC_HASH_IDX]; | |
721 | bucket = &priv->mac_hash[mac_hash]; | |
722 | rcu_read_lock(); | |
b67bfe0d | 723 | hlist_for_each_entry_rcu(entry, bucket, hlist) { |
c07cb4b0 YB |
724 | if (ether_addr_equal_64bits(entry->mac, |
725 | ethh->h_source)) { | |
726 | rcu_read_unlock(); | |
727 | goto next; | |
728 | } | |
729 | } | |
730 | rcu_read_unlock(); | |
731 | } | |
79aeaccd | 732 | } |
5b4c4d36 | 733 | |
c27a02cd YP |
734 | /* |
735 | * Packet is OK - process it. | |
736 | */ | |
737 | length = be32_to_cpu(cqe->byte_cnt); | |
4a5f4dd8 | 738 | length -= ring->fcs_del; |
c27a02cd YP |
739 | ring->bytes += length; |
740 | ring->packets++; | |
837052d0 OG |
741 | l2_tunnel = (dev->hw_enc_features & NETIF_F_RXCSUM) && |
742 | (cqe->vlan_my_qpn & cpu_to_be32(MLX4_CQE_L2_TUNNEL)); | |
c27a02cd | 743 | |
c8c64cff | 744 | if (likely(dev->features & NETIF_F_RXCSUM)) { |
c27a02cd YP |
745 | if ((cqe->status & cpu_to_be16(MLX4_CQE_STATUS_IPOK)) && |
746 | (cqe->checksum == cpu_to_be16(0xffff))) { | |
ad04378c | 747 | ring->csum_ok++; |
f1d29a3f | 748 | /* This packet is eligible for GRO if it is: |
c27a02cd YP |
749 | * - DIX Ethernet (type interpretation) |
750 | * - TCP/IP (v4) | |
751 | * - without IP options | |
9e77a2b8 AV |
752 | * - not an IP fragment |
753 | * - no LLS polling in progress | |
754 | */ | |
e6a76758 | 755 | if (!mlx4_en_cq_busy_polling(cq) && |
9e77a2b8 | 756 | (dev->features & NETIF_F_GRO)) { |
fa37a958 | 757 | struct sk_buff *gro_skb = napi_get_frags(&cq->napi); |
ebc872c7 YP |
758 | if (!gro_skb) |
759 | goto next; | |
c27a02cd | 760 | |
4cce66cd TLSC |
761 | nr = mlx4_en_complete_rx_desc(priv, |
762 | rx_desc, frags, gro_skb, | |
763 | length); | |
c27a02cd YP |
764 | if (!nr) |
765 | goto next; | |
766 | ||
fa37a958 YP |
767 | skb_shinfo(gro_skb)->nr_frags = nr; |
768 | gro_skb->len = length; | |
769 | gro_skb->data_len = length; | |
fa37a958 YP |
770 | gro_skb->ip_summed = CHECKSUM_UNNECESSARY; |
771 | ||
837052d0 OG |
772 | if (l2_tunnel) |
773 | gro_skb->encapsulation = 1; | |
ec693d47 AV |
774 | if ((cqe->vlan_my_qpn & |
775 | cpu_to_be32(MLX4_CQE_VLAN_PRESENT_MASK)) && | |
776 | (dev->features & NETIF_F_HW_VLAN_CTAG_RX)) { | |
f1b553fb JP |
777 | u16 vid = be16_to_cpu(cqe->sl_vid); |
778 | ||
86a9bad3 | 779 | __vlan_hwaccel_put_tag(gro_skb, htons(ETH_P_8021Q), vid); |
f1b553fb JP |
780 | } |
781 | ||
ad86107f | 782 | if (dev->features & NETIF_F_RXHASH) |
69174416 TH |
783 | skb_set_hash(gro_skb, |
784 | be32_to_cpu(cqe->immed_rss_invalid), | |
785 | PKT_HASH_TYPE_L3); | |
ad86107f | 786 | |
3b61008d | 787 | skb_record_rx_queue(gro_skb, cq->ring); |
c27a02cd | 788 | |
ec693d47 AV |
789 | if (ring->hwtstamp_rx_filter == HWTSTAMP_FILTER_ALL) { |
790 | timestamp = mlx4_en_get_cqe_ts(cqe); | |
791 | mlx4_en_fill_hwtstamps(mdev, | |
792 | skb_hwtstamps(gro_skb), | |
793 | timestamp); | |
794 | } | |
795 | ||
796 | napi_gro_frags(&cq->napi); | |
c27a02cd YP |
797 | goto next; |
798 | } | |
799 | ||
f1d29a3f | 800 | /* GRO not possible, complete processing here */ |
c27a02cd | 801 | ip_summed = CHECKSUM_UNNECESSARY; |
c27a02cd YP |
802 | } else { |
803 | ip_summed = CHECKSUM_NONE; | |
ad04378c | 804 | ring->csum_none++; |
c27a02cd YP |
805 | } |
806 | } else { | |
807 | ip_summed = CHECKSUM_NONE; | |
ad04378c | 808 | ring->csum_none++; |
c27a02cd YP |
809 | } |
810 | ||
4cce66cd | 811 | skb = mlx4_en_rx_skb(priv, rx_desc, frags, length); |
c27a02cd YP |
812 | if (!skb) { |
813 | priv->stats.rx_dropped++; | |
814 | goto next; | |
815 | } | |
816 | ||
e7c1c2c4 YP |
817 | if (unlikely(priv->validate_loopback)) { |
818 | validate_loopback(priv, skb); | |
819 | goto next; | |
820 | } | |
821 | ||
c27a02cd YP |
822 | skb->ip_summed = ip_summed; |
823 | skb->protocol = eth_type_trans(skb, dev); | |
0c8dfc83 | 824 | skb_record_rx_queue(skb, cq->ring); |
c27a02cd | 825 | |
837052d0 OG |
826 | if (l2_tunnel) |
827 | skb->encapsulation = 1; | |
828 | ||
ad86107f | 829 | if (dev->features & NETIF_F_RXHASH) |
69174416 TH |
830 | skb_set_hash(skb, |
831 | be32_to_cpu(cqe->immed_rss_invalid), | |
832 | PKT_HASH_TYPE_L3); | |
ad86107f | 833 | |
ec693d47 AV |
834 | if ((be32_to_cpu(cqe->vlan_my_qpn) & |
835 | MLX4_CQE_VLAN_PRESENT_MASK) && | |
836 | (dev->features & NETIF_F_HW_VLAN_CTAG_RX)) | |
86a9bad3 | 837 | __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), be16_to_cpu(cqe->sl_vid)); |
f1b553fb | 838 | |
ec693d47 AV |
839 | if (ring->hwtstamp_rx_filter == HWTSTAMP_FILTER_ALL) { |
840 | timestamp = mlx4_en_get_cqe_ts(cqe); | |
841 | mlx4_en_fill_hwtstamps(mdev, skb_hwtstamps(skb), | |
842 | timestamp); | |
843 | } | |
844 | ||
8b80cda5 | 845 | skb_mark_napi_id(skb, &cq->napi); |
9e77a2b8 | 846 | |
e6a76758 ED |
847 | if (!mlx4_en_cq_busy_polling(cq)) |
848 | napi_gro_receive(&cq->napi, skb); | |
849 | else | |
850 | netif_receive_skb(skb); | |
c27a02cd | 851 | |
c27a02cd | 852 | next: |
4cce66cd TLSC |
853 | for (nr = 0; nr < priv->num_frags; nr++) |
854 | mlx4_en_free_frag(priv, frags, nr); | |
855 | ||
c27a02cd YP |
856 | ++cq->mcq.cons_index; |
857 | index = (cq->mcq.cons_index) & ring->size_mask; | |
08ff3235 | 858 | cqe = &cq->buf[(index << factor) + factor]; |
f1d29a3f | 859 | if (++polled == budget) |
c27a02cd | 860 | goto out; |
c27a02cd YP |
861 | } |
862 | ||
c27a02cd YP |
863 | out: |
864 | AVG_PERF_COUNTER(priv->pstats.rx_coal_avg, polled); | |
865 | mlx4_cq_set_ci(&cq->mcq); | |
866 | wmb(); /* ensure HW sees CQ consumer before we post new buffers */ | |
867 | ring->cons = cq->mcq.cons_index; | |
4cce66cd | 868 | mlx4_en_refill_rx_buffers(priv, ring); |
c27a02cd YP |
869 | mlx4_en_update_rx_prod_db(ring); |
870 | return polled; | |
871 | } | |
872 | ||
873 | ||
874 | void mlx4_en_rx_irq(struct mlx4_cq *mcq) | |
875 | { | |
876 | struct mlx4_en_cq *cq = container_of(mcq, struct mlx4_en_cq, mcq); | |
877 | struct mlx4_en_priv *priv = netdev_priv(cq->dev); | |
878 | ||
879 | if (priv->port_up) | |
288379f0 | 880 | napi_schedule(&cq->napi); |
c27a02cd YP |
881 | else |
882 | mlx4_en_arm_cq(priv, cq); | |
883 | } | |
884 | ||
885 | /* Rx CQ polling - called by NAPI */ | |
886 | int mlx4_en_poll_rx_cq(struct napi_struct *napi, int budget) | |
887 | { | |
888 | struct mlx4_en_cq *cq = container_of(napi, struct mlx4_en_cq, napi); | |
889 | struct net_device *dev = cq->dev; | |
890 | struct mlx4_en_priv *priv = netdev_priv(dev); | |
891 | int done; | |
892 | ||
9e77a2b8 AV |
893 | if (!mlx4_en_cq_lock_napi(cq)) |
894 | return budget; | |
895 | ||
c27a02cd YP |
896 | done = mlx4_en_process_rx_cq(dev, cq, budget); |
897 | ||
9e77a2b8 AV |
898 | mlx4_en_cq_unlock_napi(cq); |
899 | ||
c27a02cd YP |
900 | /* If we used up all the quota - we're probably not done yet... */ |
901 | if (done == budget) | |
902 | INC_PERF_COUNTER(priv->pstats.napi_quota); | |
903 | else { | |
904 | /* Done for now */ | |
288379f0 | 905 | napi_complete(napi); |
c27a02cd YP |
906 | mlx4_en_arm_cq(priv, cq); |
907 | } | |
908 | return done; | |
909 | } | |
910 | ||
51151a16 | 911 | static const int frag_sizes[] = { |
c27a02cd YP |
912 | FRAG_SZ0, |
913 | FRAG_SZ1, | |
914 | FRAG_SZ2, | |
915 | FRAG_SZ3 | |
916 | }; | |
917 | ||
918 | void mlx4_en_calc_rx_buf(struct net_device *dev) | |
919 | { | |
920 | struct mlx4_en_priv *priv = netdev_priv(dev); | |
921 | int eff_mtu = dev->mtu + ETH_HLEN + VLAN_HLEN + ETH_LLC_SNAP_SIZE; | |
922 | int buf_size = 0; | |
923 | int i = 0; | |
924 | ||
925 | while (buf_size < eff_mtu) { | |
926 | priv->frag_info[i].frag_size = | |
927 | (eff_mtu > buf_size + frag_sizes[i]) ? | |
928 | frag_sizes[i] : eff_mtu - buf_size; | |
929 | priv->frag_info[i].frag_prefix_size = buf_size; | |
930 | if (!i) { | |
931 | priv->frag_info[i].frag_align = NET_IP_ALIGN; | |
932 | priv->frag_info[i].frag_stride = | |
933 | ALIGN(frag_sizes[i] + NET_IP_ALIGN, SMP_CACHE_BYTES); | |
934 | } else { | |
935 | priv->frag_info[i].frag_align = 0; | |
936 | priv->frag_info[i].frag_stride = | |
937 | ALIGN(frag_sizes[i], SMP_CACHE_BYTES); | |
938 | } | |
c27a02cd YP |
939 | buf_size += priv->frag_info[i].frag_size; |
940 | i++; | |
941 | } | |
942 | ||
943 | priv->num_frags = i; | |
944 | priv->rx_skb_size = eff_mtu; | |
4cce66cd | 945 | priv->log_rx_info = ROUNDUP_LOG2(i * sizeof(struct mlx4_en_rx_alloc)); |
c27a02cd | 946 | |
453a6082 | 947 | en_dbg(DRV, priv, "Rx buffer scatter-list (effective-mtu:%d " |
c27a02cd YP |
948 | "num_frags:%d):\n", eff_mtu, priv->num_frags); |
949 | for (i = 0; i < priv->num_frags; i++) { | |
51151a16 ED |
950 | en_err(priv, |
951 | " frag:%d - size:%d prefix:%d align:%d stride:%d\n", | |
952 | i, | |
953 | priv->frag_info[i].frag_size, | |
954 | priv->frag_info[i].frag_prefix_size, | |
955 | priv->frag_info[i].frag_align, | |
956 | priv->frag_info[i].frag_stride); | |
c27a02cd YP |
957 | } |
958 | } | |
959 | ||
960 | /* RSS related functions */ | |
961 | ||
9f519f68 YP |
962 | static int mlx4_en_config_rss_qp(struct mlx4_en_priv *priv, int qpn, |
963 | struct mlx4_en_rx_ring *ring, | |
c27a02cd YP |
964 | enum mlx4_qp_state *state, |
965 | struct mlx4_qp *qp) | |
966 | { | |
967 | struct mlx4_en_dev *mdev = priv->mdev; | |
968 | struct mlx4_qp_context *context; | |
969 | int err = 0; | |
970 | ||
14f8dc49 JP |
971 | context = kmalloc(sizeof(*context), GFP_KERNEL); |
972 | if (!context) | |
c27a02cd | 973 | return -ENOMEM; |
c27a02cd YP |
974 | |
975 | err = mlx4_qp_alloc(mdev->dev, qpn, qp); | |
976 | if (err) { | |
453a6082 | 977 | en_err(priv, "Failed to allocate qp #%x\n", qpn); |
c27a02cd | 978 | goto out; |
c27a02cd YP |
979 | } |
980 | qp->event = mlx4_en_sqp_event; | |
981 | ||
982 | memset(context, 0, sizeof *context); | |
00d7d7bc | 983 | mlx4_en_fill_qp_context(priv, ring->actual_size, ring->stride, 0, 0, |
0e98b523 | 984 | qpn, ring->cqn, -1, context); |
9f519f68 | 985 | context->db_rec_addr = cpu_to_be64(ring->wqres.db.dma); |
c27a02cd | 986 | |
f3a9d1f2 | 987 | /* Cancel FCS removal if FW allows */ |
4a5f4dd8 | 988 | if (mdev->dev->caps.flags & MLX4_DEV_CAP_FLAG_FCS_KEEP) { |
f3a9d1f2 | 989 | context->param3 |= cpu_to_be32(1 << 29); |
4a5f4dd8 YP |
990 | ring->fcs_del = ETH_FCS_LEN; |
991 | } else | |
992 | ring->fcs_del = 0; | |
f3a9d1f2 | 993 | |
9f519f68 | 994 | err = mlx4_qp_to_ready(mdev->dev, &ring->wqres.mtt, context, qp, state); |
c27a02cd YP |
995 | if (err) { |
996 | mlx4_qp_remove(mdev->dev, qp); | |
997 | mlx4_qp_free(mdev->dev, qp); | |
998 | } | |
9f519f68 | 999 | mlx4_en_update_rx_prod_db(ring); |
c27a02cd YP |
1000 | out: |
1001 | kfree(context); | |
1002 | return err; | |
1003 | } | |
1004 | ||
cabdc8ee HHZ |
1005 | int mlx4_en_create_drop_qp(struct mlx4_en_priv *priv) |
1006 | { | |
1007 | int err; | |
1008 | u32 qpn; | |
1009 | ||
1010 | err = mlx4_qp_reserve_range(priv->mdev->dev, 1, 1, &qpn); | |
1011 | if (err) { | |
1012 | en_err(priv, "Failed reserving drop qpn\n"); | |
1013 | return err; | |
1014 | } | |
1015 | err = mlx4_qp_alloc(priv->mdev->dev, qpn, &priv->drop_qp); | |
1016 | if (err) { | |
1017 | en_err(priv, "Failed allocating drop qp\n"); | |
1018 | mlx4_qp_release_range(priv->mdev->dev, qpn, 1); | |
1019 | return err; | |
1020 | } | |
1021 | ||
1022 | return 0; | |
1023 | } | |
1024 | ||
1025 | void mlx4_en_destroy_drop_qp(struct mlx4_en_priv *priv) | |
1026 | { | |
1027 | u32 qpn; | |
1028 | ||
1029 | qpn = priv->drop_qp.qpn; | |
1030 | mlx4_qp_remove(priv->mdev->dev, &priv->drop_qp); | |
1031 | mlx4_qp_free(priv->mdev->dev, &priv->drop_qp); | |
1032 | mlx4_qp_release_range(priv->mdev->dev, qpn, 1); | |
1033 | } | |
1034 | ||
c27a02cd YP |
1035 | /* Allocate rx qp's and configure them according to rss map */ |
1036 | int mlx4_en_config_rss_steer(struct mlx4_en_priv *priv) | |
1037 | { | |
1038 | struct mlx4_en_dev *mdev = priv->mdev; | |
1039 | struct mlx4_en_rss_map *rss_map = &priv->rss_map; | |
1040 | struct mlx4_qp_context context; | |
876f6e67 | 1041 | struct mlx4_rss_context *rss_context; |
93d3e367 | 1042 | int rss_rings; |
c27a02cd | 1043 | void *ptr; |
876f6e67 | 1044 | u8 rss_mask = (MLX4_RSS_IPV4 | MLX4_RSS_TCP_IPV4 | MLX4_RSS_IPV6 | |
1202d460 | 1045 | MLX4_RSS_TCP_IPV6); |
9f519f68 | 1046 | int i, qpn; |
c27a02cd YP |
1047 | int err = 0; |
1048 | int good_qps = 0; | |
ad86107f YP |
1049 | static const u32 rsskey[10] = { 0xD181C62C, 0xF7F4DB5B, 0x1983A2FC, |
1050 | 0x943E1ADB, 0xD9389E6B, 0xD1039C2C, 0xA74499AD, | |
1051 | 0x593D56D9, 0xF3253C06, 0x2ADC1FFC}; | |
c27a02cd | 1052 | |
453a6082 | 1053 | en_dbg(DRV, priv, "Configuring rss steering\n"); |
b6b912e0 YP |
1054 | err = mlx4_qp_reserve_range(mdev->dev, priv->rx_ring_num, |
1055 | priv->rx_ring_num, | |
1056 | &rss_map->base_qpn); | |
c27a02cd | 1057 | if (err) { |
b6b912e0 | 1058 | en_err(priv, "Failed reserving %d qps\n", priv->rx_ring_num); |
c27a02cd YP |
1059 | return err; |
1060 | } | |
1061 | ||
b6b912e0 | 1062 | for (i = 0; i < priv->rx_ring_num; i++) { |
c27a02cd | 1063 | qpn = rss_map->base_qpn + i; |
41d942d5 | 1064 | err = mlx4_en_config_rss_qp(priv, qpn, priv->rx_ring[i], |
c27a02cd YP |
1065 | &rss_map->state[i], |
1066 | &rss_map->qps[i]); | |
1067 | if (err) | |
1068 | goto rss_err; | |
1069 | ||
1070 | ++good_qps; | |
1071 | } | |
1072 | ||
1073 | /* Configure RSS indirection qp */ | |
c27a02cd YP |
1074 | err = mlx4_qp_alloc(mdev->dev, priv->base_qpn, &rss_map->indir_qp); |
1075 | if (err) { | |
453a6082 | 1076 | en_err(priv, "Failed to allocate RSS indirection QP\n"); |
1679200f | 1077 | goto rss_err; |
c27a02cd YP |
1078 | } |
1079 | rss_map->indir_qp.event = mlx4_en_sqp_event; | |
1080 | mlx4_en_fill_qp_context(priv, 0, 0, 0, 1, priv->base_qpn, | |
41d942d5 | 1081 | priv->rx_ring[0]->cqn, -1, &context); |
c27a02cd | 1082 | |
93d3e367 YP |
1083 | if (!priv->prof->rss_rings || priv->prof->rss_rings > priv->rx_ring_num) |
1084 | rss_rings = priv->rx_ring_num; | |
1085 | else | |
1086 | rss_rings = priv->prof->rss_rings; | |
1087 | ||
876f6e67 OG |
1088 | ptr = ((void *) &context) + offsetof(struct mlx4_qp_context, pri_path) |
1089 | + MLX4_RSS_OFFSET_IN_QPC_PRI_PATH; | |
43d620c8 | 1090 | rss_context = ptr; |
93d3e367 | 1091 | rss_context->base_qpn = cpu_to_be32(ilog2(rss_rings) << 24 | |
c27a02cd | 1092 | (rss_map->base_qpn)); |
89efea25 | 1093 | rss_context->default_qpn = cpu_to_be32(rss_map->base_qpn); |
1202d460 OG |
1094 | if (priv->mdev->profile.udp_rss) { |
1095 | rss_mask |= MLX4_RSS_UDP_IPV4 | MLX4_RSS_UDP_IPV6; | |
1096 | rss_context->base_qpn_udp = rss_context->default_qpn; | |
1097 | } | |
837052d0 OG |
1098 | |
1099 | if (mdev->dev->caps.tunnel_offload_mode == MLX4_TUNNEL_OFFLOAD_MODE_VXLAN) { | |
1100 | en_info(priv, "Setting RSS context tunnel type to RSS on inner headers\n"); | |
1101 | rss_mask |= MLX4_RSS_BY_INNER_HEADERS; | |
1102 | } | |
1103 | ||
0533943c | 1104 | rss_context->flags = rss_mask; |
876f6e67 | 1105 | rss_context->hash_fn = MLX4_RSS_HASH_TOP; |
ad86107f | 1106 | for (i = 0; i < 10; i++) |
39b2c4eb | 1107 | rss_context->rss_key[i] = cpu_to_be32(rsskey[i]); |
c27a02cd YP |
1108 | |
1109 | err = mlx4_qp_to_ready(mdev->dev, &priv->res.mtt, &context, | |
1110 | &rss_map->indir_qp, &rss_map->indir_state); | |
1111 | if (err) | |
1112 | goto indir_err; | |
1113 | ||
1114 | return 0; | |
1115 | ||
1116 | indir_err: | |
1117 | mlx4_qp_modify(mdev->dev, NULL, rss_map->indir_state, | |
1118 | MLX4_QP_STATE_RST, NULL, 0, 0, &rss_map->indir_qp); | |
1119 | mlx4_qp_remove(mdev->dev, &rss_map->indir_qp); | |
1120 | mlx4_qp_free(mdev->dev, &rss_map->indir_qp); | |
c27a02cd YP |
1121 | rss_err: |
1122 | for (i = 0; i < good_qps; i++) { | |
1123 | mlx4_qp_modify(mdev->dev, NULL, rss_map->state[i], | |
1124 | MLX4_QP_STATE_RST, NULL, 0, 0, &rss_map->qps[i]); | |
1125 | mlx4_qp_remove(mdev->dev, &rss_map->qps[i]); | |
1126 | mlx4_qp_free(mdev->dev, &rss_map->qps[i]); | |
1127 | } | |
b6b912e0 | 1128 | mlx4_qp_release_range(mdev->dev, rss_map->base_qpn, priv->rx_ring_num); |
c27a02cd YP |
1129 | return err; |
1130 | } | |
1131 | ||
1132 | void mlx4_en_release_rss_steer(struct mlx4_en_priv *priv) | |
1133 | { | |
1134 | struct mlx4_en_dev *mdev = priv->mdev; | |
1135 | struct mlx4_en_rss_map *rss_map = &priv->rss_map; | |
1136 | int i; | |
1137 | ||
1138 | mlx4_qp_modify(mdev->dev, NULL, rss_map->indir_state, | |
1139 | MLX4_QP_STATE_RST, NULL, 0, 0, &rss_map->indir_qp); | |
1140 | mlx4_qp_remove(mdev->dev, &rss_map->indir_qp); | |
1141 | mlx4_qp_free(mdev->dev, &rss_map->indir_qp); | |
c27a02cd | 1142 | |
b6b912e0 | 1143 | for (i = 0; i < priv->rx_ring_num; i++) { |
c27a02cd YP |
1144 | mlx4_qp_modify(mdev->dev, NULL, rss_map->state[i], |
1145 | MLX4_QP_STATE_RST, NULL, 0, 0, &rss_map->qps[i]); | |
1146 | mlx4_qp_remove(mdev->dev, &rss_map->qps[i]); | |
1147 | mlx4_qp_free(mdev->dev, &rss_map->qps[i]); | |
1148 | } | |
b6b912e0 | 1149 | mlx4_qp_release_range(mdev->dev, rss_map->base_qpn, priv->rx_ring_num); |
c27a02cd | 1150 | } |