projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/s390/linux
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_dpll_mgr.c
1 /*
2 * Copyright © 2006-2016 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
22 */
23
24 #include "intel_drv.h"
25
26 struct intel_shared_dpll *
27 intel_get_shared_dpll_by_id(struct drm_i915_private *dev_priv,
28 enum intel_dpll_id id)
29 {
30 return &dev_priv->shared_dplls[id];
31 }
32
33 enum intel_dpll_id
34 intel_get_shared_dpll_id(struct drm_i915_private *dev_priv,
35 struct intel_shared_dpll *pll)
36 {
37 if (WARN_ON(pll < dev_priv->shared_dplls||
38 pll > &dev_priv->shared_dplls[dev_priv->num_shared_dpll]))
39 return -1;
40
41 return (enum intel_dpll_id) (pll - dev_priv->shared_dplls);
42 }
43
44 void
45 intel_shared_dpll_config_get(struct intel_shared_dpll_config *config,
46 struct intel_shared_dpll *pll,
47 struct intel_crtc *crtc)
48 {
49 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
50 enum intel_dpll_id id = intel_get_shared_dpll_id(dev_priv, pll);
51
52 config[id].crtc_mask |= 1 << crtc->pipe;
53 }
54
55 void
56 intel_shared_dpll_config_put(struct intel_shared_dpll_config *config,
57 struct intel_shared_dpll *pll,
58 struct intel_crtc *crtc)
59 {
60 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
61 enum intel_dpll_id id = intel_get_shared_dpll_id(dev_priv, pll);
62
63 config[id].crtc_mask &= ~(1 << crtc->pipe);
64 }
65
66 /* For ILK+ */
67 void assert_shared_dpll(struct drm_i915_private *dev_priv,
68 struct intel_shared_dpll *pll,
69 bool state)
70 {
71 bool cur_state;
72 struct intel_dpll_hw_state hw_state;
73
74 if (WARN(!pll, "asserting DPLL %s with no DPLL\n", onoff(state)))
75 return;
76
77 cur_state = pll->funcs.get_hw_state(dev_priv, pll, &hw_state);
78 I915_STATE_WARN(cur_state != state,
79 "%s assertion failure (expected %s, current %s)\n",
80 pll->name, onoff(state), onoff(cur_state));
81 }
82
83 void intel_prepare_shared_dpll(struct intel_crtc *crtc)
84 {
85 struct drm_device *dev = crtc->base.dev;
86 struct drm_i915_private *dev_priv = dev->dev_private;
87 struct intel_shared_dpll *pll = crtc->config->shared_dpll;
88
89 if (WARN_ON(pll == NULL))
90 return;
91
92 mutex_lock(&dev_priv->dpll_lock);
93 WARN_ON(!pll->config.crtc_mask);
94 if (!pll->active_mask) {
95 DRM_DEBUG_DRIVER("setting up %s\n", pll->name);
96 WARN_ON(pll->on);
97 assert_shared_dpll_disabled(dev_priv, pll);
98
99 pll->funcs.mode_set(dev_priv, pll);
100 }
101 mutex_unlock(&dev_priv->dpll_lock);
102 }
103
104 /**
105 * intel_enable_shared_dpll - enable PCH PLL
106 * @dev_priv: i915 private structure
107 * @pipe: pipe PLL to enable
108 *
109 * The PCH PLL needs to be enabled before the PCH transcoder, since it
110 * drives the transcoder clock.
111 */
112 void intel_enable_shared_dpll(struct intel_crtc *crtc)
113 {
114 struct drm_device *dev = crtc->base.dev;
115 struct drm_i915_private *dev_priv = dev->dev_private;
116 struct intel_shared_dpll *pll = crtc->config->shared_dpll;
117 unsigned crtc_mask = 1 << drm_crtc_index(&crtc->base);
118 unsigned old_mask;
119
120 if (WARN_ON(pll == NULL))
121 return;
122
123 mutex_lock(&dev_priv->dpll_lock);
124 old_mask = pll->active_mask;
125
126 if (WARN_ON(!(pll->config.crtc_mask & crtc_mask)) ||
127 WARN_ON(pll->active_mask & crtc_mask))
128 goto out;
129
130 pll->active_mask |= crtc_mask;
131
132 DRM_DEBUG_KMS("enable %s (active %x, on? %d) for crtc %d\n",
133 pll->name, pll->active_mask, pll->on,
134 crtc->base.base.id);
135
136 if (old_mask) {
137 WARN_ON(!pll->on);
138 assert_shared_dpll_enabled(dev_priv, pll);
139 goto out;
140 }
141 WARN_ON(pll->on);
142
143 DRM_DEBUG_KMS("enabling %s\n", pll->name);
144 pll->funcs.enable(dev_priv, pll);
145 pll->on = true;
146
147 out:
148 mutex_unlock(&dev_priv->dpll_lock);
149 }
150
151 void intel_disable_shared_dpll(struct intel_crtc *crtc)
152 {
153 struct drm_device *dev = crtc->base.dev;
154 struct drm_i915_private *dev_priv = dev->dev_private;
155 struct intel_shared_dpll *pll = crtc->config->shared_dpll;
156 unsigned crtc_mask = 1 << drm_crtc_index(&crtc->base);
157
158 /* PCH only available on ILK+ */
159 if (INTEL_INFO(dev)->gen < 5)
160 return;
161
162 if (pll == NULL)
163 return;
164
165 mutex_lock(&dev_priv->dpll_lock);
166 if (WARN_ON(!(pll->active_mask & crtc_mask)))
167 goto out;
168
169 DRM_DEBUG_KMS("disable %s (active %x, on? %d) for crtc %d\n",
170 pll->name, pll->active_mask, pll->on,
171 crtc->base.base.id);
172
173 assert_shared_dpll_enabled(dev_priv, pll);
174 WARN_ON(!pll->on);
175
176 pll->active_mask &= ~crtc_mask;
177 if (pll->active_mask)
178 goto out;
179
180 DRM_DEBUG_KMS("disabling %s\n", pll->name);
181 pll->funcs.disable(dev_priv, pll);
182 pll->on = false;
183
184 out:
185 mutex_unlock(&dev_priv->dpll_lock);
186 }
187
188 static struct intel_shared_dpll *
189 intel_find_shared_dpll(struct intel_crtc *crtc,
190 struct intel_crtc_state *crtc_state,
191 enum intel_dpll_id range_min,
192 enum intel_dpll_id range_max)
193 {
194 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
195 struct intel_shared_dpll *pll;
196 struct intel_shared_dpll_config *shared_dpll;
197 enum intel_dpll_id i;
198
199 shared_dpll = intel_atomic_get_shared_dpll_state(crtc_state->base.state);
200
201 for (i = range_min; i <= range_max; i++) {
202 pll = &dev_priv->shared_dplls[i];
203
204 /* Only want to check enabled timings first */
205 if (shared_dpll[i].crtc_mask == 0)
206 continue;
207
208 if (memcmp(&crtc_state->dpll_hw_state,
209 &shared_dpll[i].hw_state,
210 sizeof(crtc_state->dpll_hw_state)) == 0) {
211 DRM_DEBUG_KMS("CRTC:%d sharing existing %s (crtc mask 0x%08x, active %x)\n",
212 crtc->base.base.id, pll->name,
213 shared_dpll[i].crtc_mask,
214 pll->active_mask);
215 return pll;
216 }
217 }
218
219 /* Ok no matching timings, maybe there's a free one? */
220 for (i = range_min; i <= range_max; i++) {
221 pll = &dev_priv->shared_dplls[i];
222 if (shared_dpll[i].crtc_mask == 0) {
223 DRM_DEBUG_KMS("CRTC:%d allocated %s\n",
224 crtc->base.base.id, pll->name);
225 return pll;
226 }
227 }
228
229 return NULL;
230 }
231
232 static void
233 intel_reference_shared_dpll(struct intel_shared_dpll *pll,
234 struct intel_crtc_state *crtc_state)
235 {
236 struct intel_shared_dpll_config *shared_dpll;
237 struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc);
238 enum intel_dpll_id i = pll->id;
239
240 shared_dpll = intel_atomic_get_shared_dpll_state(crtc_state->base.state);
241
242 if (shared_dpll[i].crtc_mask == 0)
243 shared_dpll[i].hw_state =
244 crtc_state->dpll_hw_state;
245
246 crtc_state->shared_dpll = pll;
247 DRM_DEBUG_DRIVER("using %s for pipe %c\n", pll->name,
248 pipe_name(crtc->pipe));
249
250 intel_shared_dpll_config_get(shared_dpll, pll, crtc);
251 }
252
253 void intel_shared_dpll_commit(struct drm_atomic_state *state)
254 {
255 struct drm_i915_private *dev_priv = to_i915(state->dev);
256 struct intel_shared_dpll_config *shared_dpll;
257 struct intel_shared_dpll *pll;
258 enum intel_dpll_id i;
259
260 if (!to_intel_atomic_state(state)->dpll_set)
261 return;
262
263 shared_dpll = to_intel_atomic_state(state)->shared_dpll;
264 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
265 pll = &dev_priv->shared_dplls[i];
266 pll->config = shared_dpll[i];
267 }
268 }
269
270 static bool ibx_pch_dpll_get_hw_state(struct drm_i915_private *dev_priv,
271 struct intel_shared_dpll *pll,
272 struct intel_dpll_hw_state *hw_state)
273 {
274 uint32_t val;
275
276 if (!intel_display_power_get_if_enabled(dev_priv, POWER_DOMAIN_PLLS))
277 return false;
278
279 val = I915_READ(PCH_DPLL(pll->id));
280 hw_state->dpll = val;
281 hw_state->fp0 = I915_READ(PCH_FP0(pll->id));
282 hw_state->fp1 = I915_READ(PCH_FP1(pll->id));
283
284 intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS);
285
286 return val & DPLL_VCO_ENABLE;
287 }
288
289 static void ibx_pch_dpll_mode_set(struct drm_i915_private *dev_priv,
290 struct intel_shared_dpll *pll)
291 {
292 I915_WRITE(PCH_FP0(pll->id), pll->config.hw_state.fp0);
293 I915_WRITE(PCH_FP1(pll->id), pll->config.hw_state.fp1);
294 }
295
296 static void ibx_assert_pch_refclk_enabled(struct drm_i915_private *dev_priv)
297 {
298 u32 val;
299 bool enabled;
300
301 I915_STATE_WARN_ON(!(HAS_PCH_IBX(dev_priv) || HAS_PCH_CPT(dev_priv)));
302
303 val = I915_READ(PCH_DREF_CONTROL);
304 enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK |
305 DREF_SUPERSPREAD_SOURCE_MASK));
306 I915_STATE_WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n");
307 }
308
309 static void ibx_pch_dpll_enable(struct drm_i915_private *dev_priv,
310 struct intel_shared_dpll *pll)
311 {
312 /* PCH refclock must be enabled first */
313 ibx_assert_pch_refclk_enabled(dev_priv);
314
315 I915_WRITE(PCH_DPLL(pll->id), pll->config.hw_state.dpll);
316
317 /* Wait for the clocks to stabilize. */
318 POSTING_READ(PCH_DPLL(pll->id));
319 udelay(150);
320
321 /* The pixel multiplier can only be updated once the
322 * DPLL is enabled and the clocks are stable.
323 *
324 * So write it again.
325 */
326 I915_WRITE(PCH_DPLL(pll->id), pll->config.hw_state.dpll);
327 POSTING_READ(PCH_DPLL(pll->id));
328 udelay(200);
329 }
330
331 static void ibx_pch_dpll_disable(struct drm_i915_private *dev_priv,
332 struct intel_shared_dpll *pll)
333 {
334 struct drm_device *dev = dev_priv->dev;
335 struct intel_crtc *crtc;
336
337 /* Make sure no transcoder isn't still depending on us. */
338 for_each_intel_crtc(dev, crtc) {
339 if (crtc->config->shared_dpll == pll)
340 assert_pch_transcoder_disabled(dev_priv, crtc->pipe);
341 }
342
343 I915_WRITE(PCH_DPLL(pll->id), 0);
344 POSTING_READ(PCH_DPLL(pll->id));
345 udelay(200);
346 }
347
348 static struct intel_shared_dpll *
349 ibx_get_dpll(struct intel_crtc *crtc, struct intel_crtc_state *crtc_state,
350 struct intel_encoder *encoder)
351 {
352 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
353 struct intel_shared_dpll *pll;
354 enum intel_dpll_id i;
355
356 if (HAS_PCH_IBX(dev_priv)) {
357 /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */
358 i = (enum intel_dpll_id) crtc->pipe;
359 pll = &dev_priv->shared_dplls[i];
360
361 DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n",
362 crtc->base.base.id, pll->name);
363 } else {
364 pll = intel_find_shared_dpll(crtc, crtc_state,
365 DPLL_ID_PCH_PLL_A,
366 DPLL_ID_PCH_PLL_B);
367 }
368
369 if (!pll)
370 return NULL;
371
372 /* reference the pll */
373 intel_reference_shared_dpll(pll, crtc_state);
374
375 return pll;
376 }
377
378 static const struct intel_shared_dpll_funcs ibx_pch_dpll_funcs = {
379 .mode_set = ibx_pch_dpll_mode_set,
380 .enable = ibx_pch_dpll_enable,
381 .disable = ibx_pch_dpll_disable,
382 .get_hw_state = ibx_pch_dpll_get_hw_state,
383 };
384
385 static void hsw_ddi_wrpll_enable(struct drm_i915_private *dev_priv,
386 struct intel_shared_dpll *pll)
387 {
388 I915_WRITE(WRPLL_CTL(pll->id), pll->config.hw_state.wrpll);
389 POSTING_READ(WRPLL_CTL(pll->id));
390 udelay(20);
391 }
392
393 static void hsw_ddi_spll_enable(struct drm_i915_private *dev_priv,
394 struct intel_shared_dpll *pll)
395 {
396 I915_WRITE(SPLL_CTL, pll->config.hw_state.spll);
397 POSTING_READ(SPLL_CTL);
398 udelay(20);
399 }
400
401 static void hsw_ddi_wrpll_disable(struct drm_i915_private *dev_priv,
402 struct intel_shared_dpll *pll)
403 {
404 uint32_t val;
405
406 val = I915_READ(WRPLL_CTL(pll->id));
407 I915_WRITE(WRPLL_CTL(pll->id), val & ~WRPLL_PLL_ENABLE);
408 POSTING_READ(WRPLL_CTL(pll->id));
409 }
410
411 static void hsw_ddi_spll_disable(struct drm_i915_private *dev_priv,
412 struct intel_shared_dpll *pll)
413 {
414 uint32_t val;
415
416 val = I915_READ(SPLL_CTL);
417 I915_WRITE(SPLL_CTL, val & ~SPLL_PLL_ENABLE);
418 POSTING_READ(SPLL_CTL);
419 }
420
421 static bool hsw_ddi_wrpll_get_hw_state(struct drm_i915_private *dev_priv,
422 struct intel_shared_dpll *pll,
423 struct intel_dpll_hw_state *hw_state)
424 {
425 uint32_t val;
426
427 if (!intel_display_power_get_if_enabled(dev_priv, POWER_DOMAIN_PLLS))
428 return false;
429
430 val = I915_READ(WRPLL_CTL(pll->id));
431 hw_state->wrpll = val;
432
433 intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS);
434
435 return val & WRPLL_PLL_ENABLE;
436 }
437
438 static bool hsw_ddi_spll_get_hw_state(struct drm_i915_private *dev_priv,
439 struct intel_shared_dpll *pll,
440 struct intel_dpll_hw_state *hw_state)
441 {
442 uint32_t val;
443
444 if (!intel_display_power_get_if_enabled(dev_priv, POWER_DOMAIN_PLLS))
445 return false;
446
447 val = I915_READ(SPLL_CTL);
448 hw_state->spll = val;
449
450 intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS);
451
452 return val & SPLL_PLL_ENABLE;
453 }
454
455 static uint32_t hsw_pll_to_ddi_pll_sel(struct intel_shared_dpll *pll)
456 {
457 switch (pll->id) {
458 case DPLL_ID_WRPLL1:
459 return PORT_CLK_SEL_WRPLL1;
460 case DPLL_ID_WRPLL2:
461 return PORT_CLK_SEL_WRPLL2;
462 case DPLL_ID_SPLL:
463 return PORT_CLK_SEL_SPLL;
464 case DPLL_ID_LCPLL_810:
465 return PORT_CLK_SEL_LCPLL_810;
466 case DPLL_ID_LCPLL_1350:
467 return PORT_CLK_SEL_LCPLL_1350;
468 case DPLL_ID_LCPLL_2700:
469 return PORT_CLK_SEL_LCPLL_2700;
470 default:
471 return PORT_CLK_SEL_NONE;
472 }
473 }
474
475 #define LC_FREQ 2700
476 #define LC_FREQ_2K U64_C(LC_FREQ * 2000)
477
478 #define P_MIN 2
479 #define P_MAX 64
480 #define P_INC 2
481
482 /* Constraints for PLL good behavior */
483 #define REF_MIN 48
484 #define REF_MAX 400
485 #define VCO_MIN 2400
486 #define VCO_MAX 4800
487
488 struct hsw_wrpll_rnp {
489 unsigned p, n2, r2;
490 };
491
492 static unsigned hsw_wrpll_get_budget_for_freq(int clock)
493 {
494 unsigned budget;
495
496 switch (clock) {
497 case 25175000:
498 case 25200000:
499 case 27000000:
500 case 27027000:
501 case 37762500:
502 case 37800000:
503 case 40500000:
504 case 40541000:
505 case 54000000:
506 case 54054000:
507 case 59341000:
508 case 59400000:
509 case 72000000:
510 case 74176000:
511 case 74250000:
512 case 81000000:
513 case 81081000:
514 case 89012000:
515 case 89100000:
516 case 108000000:
517 case 108108000:
518 case 111264000:
519 case 111375000:
520 case 148352000:
521 case 148500000:
522 case 162000000:
523 case 162162000:
524 case 222525000:
525 case 222750000:
526 case 296703000:
527 case 297000000:
528 budget = 0;
529 break;
530 case 233500000:
531 case 245250000:
532 case 247750000:
533 case 253250000:
534 case 298000000:
535 budget = 1500;
536 break;
537 case 169128000:
538 case 169500000:
539 case 179500000:
540 case 202000000:
541 budget = 2000;
542 break;
543 case 256250000:
544 case 262500000:
545 case 270000000:
546 case 272500000:
547 case 273750000:
548 case 280750000:
549 case 281250000:
550 case 286000000:
551 case 291750000:
552 budget = 4000;
553 break;
554 case 267250000:
555 case 268500000:
556 budget = 5000;
557 break;
558 default:
559 budget = 1000;
560 break;
561 }
562
563 return budget;
564 }
565
566 static void hsw_wrpll_update_rnp(uint64_t freq2k, unsigned budget,
567 unsigned r2, unsigned n2, unsigned p,
568 struct hsw_wrpll_rnp *best)
569 {
570 uint64_t a, b, c, d, diff, diff_best;
571
572 /* No best (r,n,p) yet */
573 if (best->p == 0) {
574 best->p = p;
575 best->n2 = n2;
576 best->r2 = r2;
577 return;
578 }
579
580 /*
581 * Output clock is (LC_FREQ_2K / 2000) * N / (P * R), which compares to
582 * freq2k.
583 *
584 * delta = 1e6 *
585 * abs(freq2k - (LC_FREQ_2K * n2/(p * r2))) /
586 * freq2k;
587 *
588 * and we would like delta <= budget.
589 *
590 * If the discrepancy is above the PPM-based budget, always prefer to
591 * improve upon the previous solution. However, if you're within the
592 * budget, try to maximize Ref * VCO, that is N / (P * R^2).
593 */
594 a = freq2k * budget * p * r2;
595 b = freq2k * budget * best->p * best->r2;
596 diff = abs_diff(freq2k * p * r2, LC_FREQ_2K * n2);
597 diff_best = abs_diff(freq2k * best->p * best->r2,
598 LC_FREQ_2K * best->n2);
599 c = 1000000 * diff;
600 d = 1000000 * diff_best;
601
602 if (a < c && b < d) {
603 /* If both are above the budget, pick the closer */
604 if (best->p * best->r2 * diff < p * r2 * diff_best) {
605 best->p = p;
606 best->n2 = n2;
607 best->r2 = r2;
608 }
609 } else if (a >= c && b < d) {
610 /* If A is below the threshold but B is above it? Update. */
611 best->p = p;
612 best->n2 = n2;
613 best->r2 = r2;
614 } else if (a >= c && b >= d) {
615 /* Both are below the limit, so pick the higher n2/(r2*r2) */
616 if (n2 * best->r2 * best->r2 > best->n2 * r2 * r2) {
617 best->p = p;
618 best->n2 = n2;
619 best->r2 = r2;
620 }
621 }
622 /* Otherwise a < c && b >= d, do nothing */
623 }
624
625 static void
626 hsw_ddi_calculate_wrpll(int clock /* in Hz */,
627 unsigned *r2_out, unsigned *n2_out, unsigned *p_out)
628 {
629 uint64_t freq2k;
630 unsigned p, n2, r2;
631 struct hsw_wrpll_rnp best = { 0, 0, 0 };
632 unsigned budget;
633
634 freq2k = clock / 100;
635
636 budget = hsw_wrpll_get_budget_for_freq(clock);
637
638 /* Special case handling for 540 pixel clock: bypass WR PLL entirely
639 * and directly pass the LC PLL to it. */
640 if (freq2k == 5400000) {
641 *n2_out = 2;
642 *p_out = 1;
643 *r2_out = 2;
644 return;
645 }
646
647 /*
648 * Ref = LC_FREQ / R, where Ref is the actual reference input seen by
649 * the WR PLL.
650 *
651 * We want R so that REF_MIN <= Ref <= REF_MAX.
652 * Injecting R2 = 2 * R gives:
653 * REF_MAX * r2 > LC_FREQ * 2 and
654 * REF_MIN * r2 < LC_FREQ * 2
655 *
656 * Which means the desired boundaries for r2 are:
657 * LC_FREQ * 2 / REF_MAX < r2 < LC_FREQ * 2 / REF_MIN
658 *
659 */
660 for (r2 = LC_FREQ * 2 / REF_MAX + 1;
661 r2 <= LC_FREQ * 2 / REF_MIN;
662 r2++) {
663
664 /*
665 * VCO = N * Ref, that is: VCO = N * LC_FREQ / R
666 *
667 * Once again we want VCO_MIN <= VCO <= VCO_MAX.
668 * Injecting R2 = 2 * R and N2 = 2 * N, we get:
669 * VCO_MAX * r2 > n2 * LC_FREQ and
670 * VCO_MIN * r2 < n2 * LC_FREQ)
671 *
672 * Which means the desired boundaries for n2 are:
673 * VCO_MIN * r2 / LC_FREQ < n2 < VCO_MAX * r2 / LC_FREQ
674 */
675 for (n2 = VCO_MIN * r2 / LC_FREQ + 1;
676 n2 <= VCO_MAX * r2 / LC_FREQ;
677 n2++) {
678
679 for (p = P_MIN; p <= P_MAX; p += P_INC)
680 hsw_wrpll_update_rnp(freq2k, budget,
681 r2, n2, p, &best);
682 }
683 }
684
685 *n2_out = best.n2;
686 *p_out = best.p;
687 *r2_out = best.r2;
688 }
689
690 static struct intel_shared_dpll *
691 hsw_get_dpll(struct intel_crtc *crtc, struct intel_crtc_state *crtc_state,
692 struct intel_encoder *encoder)
693 {
694 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
695 struct intel_shared_dpll *pll;
696 int clock = crtc_state->port_clock;
697
698 memset(&crtc_state->dpll_hw_state, 0,
699 sizeof(crtc_state->dpll_hw_state));
700
701 if (encoder->type == INTEL_OUTPUT_HDMI) {
702 uint32_t val;
703 unsigned p, n2, r2;
704
705 hsw_ddi_calculate_wrpll(clock * 1000, &r2, &n2, &p);
706
707 val = WRPLL_PLL_ENABLE | WRPLL_PLL_LCPLL |
708 WRPLL_DIVIDER_REFERENCE(r2) | WRPLL_DIVIDER_FEEDBACK(n2) |
709 WRPLL_DIVIDER_POST(p);
710
711 crtc_state->dpll_hw_state.wrpll = val;
712
713 pll = intel_find_shared_dpll(crtc, crtc_state,
714 DPLL_ID_WRPLL1, DPLL_ID_WRPLL2);
715
716 } else if (encoder->type == INTEL_OUTPUT_DISPLAYPORT ||
717 encoder->type == INTEL_OUTPUT_DP_MST ||
718 encoder->type == INTEL_OUTPUT_EDP) {
719 enum intel_dpll_id pll_id;
720
721 switch (clock / 2) {
722 case 81000:
723 pll_id = DPLL_ID_LCPLL_810;
724 break;
725 case 135000:
726 pll_id = DPLL_ID_LCPLL_1350;
727 break;
728 case 270000:
729 pll_id = DPLL_ID_LCPLL_2700;
730 break;
731 default:
732 DRM_DEBUG_KMS("Invalid clock for DP: %d\n", clock);
733 return NULL;
734 }
735
736 pll = intel_get_shared_dpll_by_id(dev_priv, pll_id);
737
738 } else if (encoder->type == INTEL_OUTPUT_ANALOG) {
739 if (WARN_ON(crtc_state->port_clock / 2 != 135000))
740 return NULL;
741
742 crtc_state->dpll_hw_state.spll =
743 SPLL_PLL_ENABLE | SPLL_PLL_FREQ_1350MHz | SPLL_PLL_SSC;
744
745 pll = intel_find_shared_dpll(crtc, crtc_state,
746 DPLL_ID_SPLL, DPLL_ID_SPLL);
747 } else {
748 return NULL;
749 }
750
751 if (!pll)
752 return NULL;
753
754 crtc_state->ddi_pll_sel = hsw_pll_to_ddi_pll_sel(pll);
755
756 intel_reference_shared_dpll(pll, crtc_state);
757
758 return pll;
759 }
760
761
762 static const struct intel_shared_dpll_funcs hsw_ddi_wrpll_funcs = {
763 .enable = hsw_ddi_wrpll_enable,
764 .disable = hsw_ddi_wrpll_disable,
765 .get_hw_state = hsw_ddi_wrpll_get_hw_state,
766 };
767
768 static const struct intel_shared_dpll_funcs hsw_ddi_spll_funcs = {
769 .enable = hsw_ddi_spll_enable,
770 .disable = hsw_ddi_spll_disable,
771 .get_hw_state = hsw_ddi_spll_get_hw_state,
772 };
773
774 static void hsw_ddi_lcpll_enable(struct drm_i915_private *dev_priv,
775 struct intel_shared_dpll *pll)
776 {
777 }
778
779 static void hsw_ddi_lcpll_disable(struct drm_i915_private *dev_priv,
780 struct intel_shared_dpll *pll)
781 {
782 }
783
784 static bool hsw_ddi_lcpll_get_hw_state(struct drm_i915_private *dev_priv,
785 struct intel_shared_dpll *pll,
786 struct intel_dpll_hw_state *hw_state)
787 {
788 return true;
789 }
790
791 static const struct intel_shared_dpll_funcs hsw_ddi_lcpll_funcs = {
792 .enable = hsw_ddi_lcpll_enable,
793 .disable = hsw_ddi_lcpll_disable,
794 .get_hw_state = hsw_ddi_lcpll_get_hw_state,
795 };
796
797 struct skl_dpll_regs {
798 i915_reg_t ctl, cfgcr1, cfgcr2;
799 };
800
801 /* this array is indexed by the *shared* pll id */
802 static const struct skl_dpll_regs skl_dpll_regs[4] = {
803 {
804 /* DPLL 0 */
805 .ctl = LCPLL1_CTL,
806 /* DPLL 0 doesn't support HDMI mode */
807 },
808 {
809 /* DPLL 1 */
810 .ctl = LCPLL2_CTL,
811 .cfgcr1 = DPLL_CFGCR1(SKL_DPLL1),
812 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL1),
813 },
814 {
815 /* DPLL 2 */
816 .ctl = WRPLL_CTL(0),
817 .cfgcr1 = DPLL_CFGCR1(SKL_DPLL2),
818 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL2),
819 },
820 {
821 /* DPLL 3 */
822 .ctl = WRPLL_CTL(1),
823 .cfgcr1 = DPLL_CFGCR1(SKL_DPLL3),
824 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL3),
825 },
826 };
827
828 static void skl_ddi_pll_write_ctrl1(struct drm_i915_private *dev_priv,
829 struct intel_shared_dpll *pll)
830 {
831 uint32_t val;
832
833 val = I915_READ(DPLL_CTRL1);
834
835 val &= ~(DPLL_CTRL1_HDMI_MODE(pll->id) | DPLL_CTRL1_SSC(pll->id) |
836 DPLL_CTRL1_LINK_RATE_MASK(pll->id));
837 val |= pll->config.hw_state.ctrl1 << (pll->id * 6);
838
839 I915_WRITE(DPLL_CTRL1, val);
840 POSTING_READ(DPLL_CTRL1);
841 }
842
843 static void skl_ddi_pll_enable(struct drm_i915_private *dev_priv,
844 struct intel_shared_dpll *pll)
845 {
846 const struct skl_dpll_regs *regs = skl_dpll_regs;
847
848 skl_ddi_pll_write_ctrl1(dev_priv, pll);
849
850 I915_WRITE(regs[pll->id].cfgcr1, pll->config.hw_state.cfgcr1);
851 I915_WRITE(regs[pll->id].cfgcr2, pll->config.hw_state.cfgcr2);
852 POSTING_READ(regs[pll->id].cfgcr1);
853 POSTING_READ(regs[pll->id].cfgcr2);
854
855 /* the enable bit is always bit 31 */
856 I915_WRITE(regs[pll->id].ctl,
857 I915_READ(regs[pll->id].ctl) | LCPLL_PLL_ENABLE);
858
859 if (wait_for(I915_READ(DPLL_STATUS) & DPLL_LOCK(pll->id), 5))
860 DRM_ERROR("DPLL %d not locked\n", pll->id);
861 }
862
863 static void skl_ddi_dpll0_enable(struct drm_i915_private *dev_priv,
864 struct intel_shared_dpll *pll)
865 {
866 skl_ddi_pll_write_ctrl1(dev_priv, pll);
867 }
868
869 static void skl_ddi_pll_disable(struct drm_i915_private *dev_priv,
870 struct intel_shared_dpll *pll)
871 {
872 const struct skl_dpll_regs *regs = skl_dpll_regs;
873
874 /* the enable bit is always bit 31 */
875 I915_WRITE(regs[pll->id].ctl,
876 I915_READ(regs[pll->id].ctl) & ~LCPLL_PLL_ENABLE);
877 POSTING_READ(regs[pll->id].ctl);
878 }
879
880 static void skl_ddi_dpll0_disable(struct drm_i915_private *dev_priv,
881 struct intel_shared_dpll *pll)
882 {
883 }
884
885 static bool skl_ddi_pll_get_hw_state(struct drm_i915_private *dev_priv,
886 struct intel_shared_dpll *pll,
887 struct intel_dpll_hw_state *hw_state)
888 {
889 uint32_t val;
890 const struct skl_dpll_regs *regs = skl_dpll_regs;
891 bool ret;
892
893 if (!intel_display_power_get_if_enabled(dev_priv, POWER_DOMAIN_PLLS))
894 return false;
895
896 ret = false;
897
898 val = I915_READ(regs[pll->id].ctl);
899 if (!(val & LCPLL_PLL_ENABLE))
900 goto out;
901
902 val = I915_READ(DPLL_CTRL1);
903 hw_state->ctrl1 = (val >> (pll->id * 6)) & 0x3f;
904
905 /* avoid reading back stale values if HDMI mode is not enabled */
906 if (val & DPLL_CTRL1_HDMI_MODE(pll->id)) {
907 hw_state->cfgcr1 = I915_READ(regs[pll->id].cfgcr1);
908 hw_state->cfgcr2 = I915_READ(regs[pll->id].cfgcr2);
909 }
910 ret = true;
911
912 out:
913 intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS);
914
915 return ret;
916 }
917
918 static bool skl_ddi_dpll0_get_hw_state(struct drm_i915_private *dev_priv,
919 struct intel_shared_dpll *pll,
920 struct intel_dpll_hw_state *hw_state)
921 {
922 uint32_t val;
923 const struct skl_dpll_regs *regs = skl_dpll_regs;
924 bool ret;
925
926 if (!intel_display_power_get_if_enabled(dev_priv, POWER_DOMAIN_PLLS))
927 return false;
928
929 ret = false;
930
931 /* DPLL0 is always enabled since it drives CDCLK */
932 val = I915_READ(regs[pll->id].ctl);
933 if (WARN_ON(!(val & LCPLL_PLL_ENABLE)))
934 goto out;
935
936 val = I915_READ(DPLL_CTRL1);
937 hw_state->ctrl1 = (val >> (pll->id * 6)) & 0x3f;
938
939 ret = true;
940
941 out:
942 intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS);
943
944 return ret;
945 }
946
947 struct skl_wrpll_context {
948 uint64_t min_deviation; /* current minimal deviation */
949 uint64_t central_freq; /* chosen central freq */
950 uint64_t dco_freq; /* chosen dco freq */
951 unsigned int p; /* chosen divider */
952 };
953
954 static void skl_wrpll_context_init(struct skl_wrpll_context *ctx)
955 {
956 memset(ctx, 0, sizeof(*ctx));
957
958 ctx->min_deviation = U64_MAX;
959 }
960
961 /* DCO freq must be within +1%/-6% of the DCO central freq */
962 #define SKL_DCO_MAX_PDEVIATION 100
963 #define SKL_DCO_MAX_NDEVIATION 600
964
965 static void skl_wrpll_try_divider(struct skl_wrpll_context *ctx,
966 uint64_t central_freq,
967 uint64_t dco_freq,
968 unsigned int divider)
969 {
970 uint64_t deviation;
971
972 deviation = div64_u64(10000 * abs_diff(dco_freq, central_freq),
973 central_freq);
974
975 /* positive deviation */
976 if (dco_freq >= central_freq) {
977 if (deviation < SKL_DCO_MAX_PDEVIATION &&
978 deviation < ctx->min_deviation) {
979 ctx->min_deviation = deviation;
980 ctx->central_freq = central_freq;
981 ctx->dco_freq = dco_freq;
982 ctx->p = divider;
983 }
984 /* negative deviation */
985 } else if (deviation < SKL_DCO_MAX_NDEVIATION &&
986 deviation < ctx->min_deviation) {
987 ctx->min_deviation = deviation;
988 ctx->central_freq = central_freq;
989 ctx->dco_freq = dco_freq;
990 ctx->p = divider;
991 }
992 }
993
994 static void skl_wrpll_get_multipliers(unsigned int p,
995 unsigned int *p0 /* out */,
996 unsigned int *p1 /* out */,
997 unsigned int *p2 /* out */)
998 {
999 /* even dividers */
1000 if (p % 2 == 0) {
1001 unsigned int half = p / 2;
1002
1003 if (half == 1 || half == 2 || half == 3 || half == 5) {
1004 *p0 = 2;
1005 *p1 = 1;
1006 *p2 = half;
1007 } else if (half % 2 == 0) {
1008 *p0 = 2;
1009 *p1 = half / 2;
1010 *p2 = 2;
1011 } else if (half % 3 == 0) {
1012 *p0 = 3;
1013 *p1 = half / 3;
1014 *p2 = 2;
1015 } else if (half % 7 == 0) {
1016 *p0 = 7;
1017 *p1 = half / 7;
1018 *p2 = 2;
1019 }
1020 } else if (p == 3 || p == 9) { /* 3, 5, 7, 9, 15, 21, 35 */
1021 *p0 = 3;
1022 *p1 = 1;
1023 *p2 = p / 3;
1024 } else if (p == 5 || p == 7) {
1025 *p0 = p;
1026 *p1 = 1;
1027 *p2 = 1;
1028 } else if (p == 15) {
1029 *p0 = 3;
1030 *p1 = 1;
1031 *p2 = 5;
1032 } else if (p == 21) {
1033 *p0 = 7;
1034 *p1 = 1;
1035 *p2 = 3;
1036 } else if (p == 35) {
1037 *p0 = 7;
1038 *p1 = 1;
1039 *p2 = 5;
1040 }
1041 }
1042
1043 struct skl_wrpll_params {
1044 uint32_t dco_fraction;
1045 uint32_t dco_integer;
1046 uint32_t qdiv_ratio;
1047 uint32_t qdiv_mode;
1048 uint32_t kdiv;
1049 uint32_t pdiv;
1050 uint32_t central_freq;
1051 };
1052
1053 static void skl_wrpll_params_populate(struct skl_wrpll_params *params,
1054 uint64_t afe_clock,
1055 uint64_t central_freq,
1056 uint32_t p0, uint32_t p1, uint32_t p2)
1057 {
1058 uint64_t dco_freq;
1059
1060 switch (central_freq) {
1061 case 9600000000ULL:
1062 params->central_freq = 0;
1063 break;
1064 case 9000000000ULL:
1065 params->central_freq = 1;
1066 break;
1067 case 8400000000ULL:
1068 params->central_freq = 3;
1069 }
1070
1071 switch (p0) {
1072 case 1:
1073 params->pdiv = 0;
1074 break;
1075 case 2:
1076 params->pdiv = 1;
1077 break;
1078 case 3:
1079 params->pdiv = 2;
1080 break;
1081 case 7:
1082 params->pdiv = 4;
1083 break;
1084 default:
1085 WARN(1, "Incorrect PDiv\n");
1086 }
1087
1088 switch (p2) {
1089 case 5:
1090 params->kdiv = 0;
1091 break;
1092 case 2:
1093 params->kdiv = 1;
1094 break;
1095 case 3:
1096 params->kdiv = 2;
1097 break;
1098 case 1:
1099 params->kdiv = 3;
1100 break;
1101 default:
1102 WARN(1, "Incorrect KDiv\n");
1103 }
1104
1105 params->qdiv_ratio = p1;
1106 params->qdiv_mode = (params->qdiv_ratio == 1) ? 0 : 1;
1107
1108 dco_freq = p0 * p1 * p2 * afe_clock;
1109
1110 /*
1111 * Intermediate values are in Hz.
1112 * Divide by MHz to match bsepc
1113 */
1114 params->dco_integer = div_u64(dco_freq, 24 * MHz(1));
1115 params->dco_fraction =
1116 div_u64((div_u64(dco_freq, 24) -
1117 params->dco_integer * MHz(1)) * 0x8000, MHz(1));
1118 }
1119
1120 static bool
1121 skl_ddi_calculate_wrpll(int clock /* in Hz */,
1122 struct skl_wrpll_params *wrpll_params)
1123 {
1124 uint64_t afe_clock = clock * 5; /* AFE Clock is 5x Pixel clock */
1125 uint64_t dco_central_freq[3] = {8400000000ULL,
1126 9000000000ULL,
1127 9600000000ULL};
1128 static const int even_dividers[] = { 4, 6, 8, 10, 12, 14, 16, 18, 20,
1129 24, 28, 30, 32, 36, 40, 42, 44,
1130 48, 52, 54, 56, 60, 64, 66, 68,
1131 70, 72, 76, 78, 80, 84, 88, 90,
1132 92, 96, 98 };
1133 static const int odd_dividers[] = { 3, 5, 7, 9, 15, 21, 35 };
1134 static const struct {
1135 const int *list;
1136 int n_dividers;
1137 } dividers[] = {
1138 { even_dividers, ARRAY_SIZE(even_dividers) },
1139 { odd_dividers, ARRAY_SIZE(odd_dividers) },
1140 };
1141 struct skl_wrpll_context ctx;
1142 unsigned int dco, d, i;
1143 unsigned int p0, p1, p2;
1144
1145 skl_wrpll_context_init(&ctx);
1146
1147 for (d = 0; d < ARRAY_SIZE(dividers); d++) {
1148 for (dco = 0; dco < ARRAY_SIZE(dco_central_freq); dco++) {
1149 for (i = 0; i < dividers[d].n_dividers; i++) {
1150 unsigned int p = dividers[d].list[i];
1151 uint64_t dco_freq = p * afe_clock;
1152
1153 skl_wrpll_try_divider(&ctx,
1154 dco_central_freq[dco],
1155 dco_freq,
1156 p);
1157 /*
1158 * Skip the remaining dividers if we're sure to
1159 * have found the definitive divider, we can't
1160 * improve a 0 deviation.
1161 */
1162 if (ctx.min_deviation == 0)
1163 goto skip_remaining_dividers;
1164 }
1165 }
1166
1167 skip_remaining_dividers:
1168 /*
1169 * If a solution is found with an even divider, prefer
1170 * this one.
1171 */
1172 if (d == 0 && ctx.p)
1173 break;
1174 }
1175
1176 if (!ctx.p) {
1177 DRM_DEBUG_DRIVER("No valid divider found for %dHz\n", clock);
1178 return false;
1179 }
1180
1181 /*
1182 * gcc incorrectly analyses that these can be used without being
1183 * initialized. To be fair, it's hard to guess.
1184 */
1185 p0 = p1 = p2 = 0;
1186 skl_wrpll_get_multipliers(ctx.p, &p0, &p1, &p2);
1187 skl_wrpll_params_populate(wrpll_params, afe_clock, ctx.central_freq,
1188 p0, p1, p2);
1189
1190 return true;
1191 }
1192
1193 static struct intel_shared_dpll *
1194 skl_get_dpll(struct intel_crtc *crtc, struct intel_crtc_state *crtc_state,
1195 struct intel_encoder *encoder)
1196 {
1197 struct intel_shared_dpll *pll;
1198 uint32_t ctrl1, cfgcr1, cfgcr2;
1199 int clock = crtc_state->port_clock;
1200
1201 /*
1202 * See comment in intel_dpll_hw_state to understand why we always use 0
1203 * as the DPLL id in this function.
1204 */
1205
1206 ctrl1 = DPLL_CTRL1_OVERRIDE(0);
1207
1208 if (encoder->type == INTEL_OUTPUT_HDMI) {
1209 struct skl_wrpll_params wrpll_params = { 0, };
1210
1211 ctrl1 |= DPLL_CTRL1_HDMI_MODE(0);
1212
1213 if (!skl_ddi_calculate_wrpll(clock * 1000, &wrpll_params))
1214 return NULL;
1215
1216 cfgcr1 = DPLL_CFGCR1_FREQ_ENABLE |
1217 DPLL_CFGCR1_DCO_FRACTION(wrpll_params.dco_fraction) |
1218 wrpll_params.dco_integer;
1219
1220 cfgcr2 = DPLL_CFGCR2_QDIV_RATIO(wrpll_params.qdiv_ratio) |
1221 DPLL_CFGCR2_QDIV_MODE(wrpll_params.qdiv_mode) |
1222 DPLL_CFGCR2_KDIV(wrpll_params.kdiv) |
1223 DPLL_CFGCR2_PDIV(wrpll_params.pdiv) |
1224 wrpll_params.central_freq;
1225 } else if (encoder->type == INTEL_OUTPUT_DISPLAYPORT ||
1226 encoder->type == INTEL_OUTPUT_DP_MST ||
1227 encoder->type == INTEL_OUTPUT_EDP) {
1228 switch (crtc_state->port_clock / 2) {
1229 case 81000:
1230 ctrl1 |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_810, 0);
1231 break;
1232 case 135000:
1233 ctrl1 |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1350, 0);
1234 break;
1235 case 270000:
1236 ctrl1 |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_2700, 0);
1237 break;
1238 /* eDP 1.4 rates */
1239 case 162000:
1240 ctrl1 |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1620, 0);
1241 break;
1242 /* TBD: For DP link rates 2.16 GHz and 4.32 GHz, VCO is 8640 which
1243 results in CDCLK change. Need to handle the change of CDCLK by
1244 disabling pipes and re-enabling them */
1245 case 108000:
1246 ctrl1 |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1080, 0);
1247 break;
1248 case 216000:
1249 ctrl1 |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_2160, 0);
1250 break;
1251 }
1252
1253 cfgcr1 = cfgcr2 = 0;
1254 } else {
1255 return NULL;
1256 }
1257
1258 memset(&crtc_state->dpll_hw_state, 0,
1259 sizeof(crtc_state->dpll_hw_state));
1260
1261 crtc_state->dpll_hw_state.ctrl1 = ctrl1;
1262 crtc_state->dpll_hw_state.cfgcr1 = cfgcr1;
1263 crtc_state->dpll_hw_state.cfgcr2 = cfgcr2;
1264
1265 if (encoder->type == INTEL_OUTPUT_EDP)
1266 pll = intel_find_shared_dpll(crtc, crtc_state,
1267 DPLL_ID_SKL_DPLL0,
1268 DPLL_ID_SKL_DPLL0);
1269 else
1270 pll = intel_find_shared_dpll(crtc, crtc_state,
1271 DPLL_ID_SKL_DPLL1,
1272 DPLL_ID_SKL_DPLL3);
1273 if (!pll)
1274 return NULL;
1275
1276 crtc_state->ddi_pll_sel = pll->id;
1277
1278 intel_reference_shared_dpll(pll, crtc_state);
1279
1280 return pll;
1281 }
1282
1283 static const struct intel_shared_dpll_funcs skl_ddi_pll_funcs = {
1284 .enable = skl_ddi_pll_enable,
1285 .disable = skl_ddi_pll_disable,
1286 .get_hw_state = skl_ddi_pll_get_hw_state,
1287 };
1288
1289 static const struct intel_shared_dpll_funcs skl_ddi_dpll0_funcs = {
1290 .enable = skl_ddi_dpll0_enable,
1291 .disable = skl_ddi_dpll0_disable,
1292 .get_hw_state = skl_ddi_dpll0_get_hw_state,
1293 };
1294
1295 static void bxt_ddi_pll_enable(struct drm_i915_private *dev_priv,
1296 struct intel_shared_dpll *pll)
1297 {
1298 uint32_t temp;
1299 enum port port = (enum port)pll->id; /* 1:1 port->PLL mapping */
1300
1301 /* Non-SSC reference */
1302 temp = I915_READ(BXT_PORT_PLL_ENABLE(port));
1303 temp |= PORT_PLL_REF_SEL;
1304 I915_WRITE(BXT_PORT_PLL_ENABLE(port), temp);
1305
1306 /* Disable 10 bit clock */
1307 temp = I915_READ(BXT_PORT_PLL_EBB_4(port));
1308 temp &= ~PORT_PLL_10BIT_CLK_ENABLE;
1309 I915_WRITE(BXT_PORT_PLL_EBB_4(port), temp);
1310
1311 /* Write P1 & P2 */
1312 temp = I915_READ(BXT_PORT_PLL_EBB_0(port));
1313 temp &= ~(PORT_PLL_P1_MASK | PORT_PLL_P2_MASK);
1314 temp |= pll->config.hw_state.ebb0;
1315 I915_WRITE(BXT_PORT_PLL_EBB_0(port), temp);
1316
1317 /* Write M2 integer */
1318 temp = I915_READ(BXT_PORT_PLL(port, 0));
1319 temp &= ~PORT_PLL_M2_MASK;
1320 temp |= pll->config.hw_state.pll0;
1321 I915_WRITE(BXT_PORT_PLL(port, 0), temp);
1322
1323 /* Write N */
1324 temp = I915_READ(BXT_PORT_PLL(port, 1));
1325 temp &= ~PORT_PLL_N_MASK;
1326 temp |= pll->config.hw_state.pll1;
1327 I915_WRITE(BXT_PORT_PLL(port, 1), temp);
1328
1329 /* Write M2 fraction */
1330 temp = I915_READ(BXT_PORT_PLL(port, 2));
1331 temp &= ~PORT_PLL_M2_FRAC_MASK;
1332 temp |= pll->config.hw_state.pll2;
1333 I915_WRITE(BXT_PORT_PLL(port, 2), temp);
1334
1335 /* Write M2 fraction enable */
1336 temp = I915_READ(BXT_PORT_PLL(port, 3));
1337 temp &= ~PORT_PLL_M2_FRAC_ENABLE;
1338 temp |= pll->config.hw_state.pll3;
1339 I915_WRITE(BXT_PORT_PLL(port, 3), temp);
1340
1341 /* Write coeff */
1342 temp = I915_READ(BXT_PORT_PLL(port, 6));
1343 temp &= ~PORT_PLL_PROP_COEFF_MASK;
1344 temp &= ~PORT_PLL_INT_COEFF_MASK;
1345 temp &= ~PORT_PLL_GAIN_CTL_MASK;
1346 temp |= pll->config.hw_state.pll6;
1347 I915_WRITE(BXT_PORT_PLL(port, 6), temp);
1348
1349 /* Write calibration val */
1350 temp = I915_READ(BXT_PORT_PLL(port, 8));
1351 temp &= ~PORT_PLL_TARGET_CNT_MASK;
1352 temp |= pll->config.hw_state.pll8;
1353 I915_WRITE(BXT_PORT_PLL(port, 8), temp);
1354
1355 temp = I915_READ(BXT_PORT_PLL(port, 9));
1356 temp &= ~PORT_PLL_LOCK_THRESHOLD_MASK;
1357 temp |= pll->config.hw_state.pll9;
1358 I915_WRITE(BXT_PORT_PLL(port, 9), temp);
1359
1360 temp = I915_READ(BXT_PORT_PLL(port, 10));
1361 temp &= ~PORT_PLL_DCO_AMP_OVR_EN_H;
1362 temp &= ~PORT_PLL_DCO_AMP_MASK;
1363 temp |= pll->config.hw_state.pll10;
1364 I915_WRITE(BXT_PORT_PLL(port, 10), temp);
1365
1366 /* Recalibrate with new settings */
1367 temp = I915_READ(BXT_PORT_PLL_EBB_4(port));
1368 temp |= PORT_PLL_RECALIBRATE;
1369 I915_WRITE(BXT_PORT_PLL_EBB_4(port), temp);
1370 temp &= ~PORT_PLL_10BIT_CLK_ENABLE;
1371 temp |= pll->config.hw_state.ebb4;
1372 I915_WRITE(BXT_PORT_PLL_EBB_4(port), temp);
1373
1374 /* Enable PLL */
1375 temp = I915_READ(BXT_PORT_PLL_ENABLE(port));
1376 temp |= PORT_PLL_ENABLE;
1377 I915_WRITE(BXT_PORT_PLL_ENABLE(port), temp);
1378 POSTING_READ(BXT_PORT_PLL_ENABLE(port));
1379
1380 if (wait_for_atomic_us((I915_READ(BXT_PORT_PLL_ENABLE(port)) &
1381 PORT_PLL_LOCK), 200))
1382 DRM_ERROR("PLL %d not locked\n", port);
1383
1384 /*
1385 * While we write to the group register to program all lanes at once we
1386 * can read only lane registers and we pick lanes 0/1 for that.
1387 */
1388 temp = I915_READ(BXT_PORT_PCS_DW12_LN01(port));
1389 temp &= ~LANE_STAGGER_MASK;
1390 temp &= ~LANESTAGGER_STRAP_OVRD;
1391 temp |= pll->config.hw_state.pcsdw12;
1392 I915_WRITE(BXT_PORT_PCS_DW12_GRP(port), temp);
1393 }
1394
1395 static void bxt_ddi_pll_disable(struct drm_i915_private *dev_priv,
1396 struct intel_shared_dpll *pll)
1397 {
1398 enum port port = (enum port)pll->id; /* 1:1 port->PLL mapping */
1399 uint32_t temp;
1400
1401 temp = I915_READ(BXT_PORT_PLL_ENABLE(port));
1402 temp &= ~PORT_PLL_ENABLE;
1403 I915_WRITE(BXT_PORT_PLL_ENABLE(port), temp);
1404 POSTING_READ(BXT_PORT_PLL_ENABLE(port));
1405 }
1406
1407 static bool bxt_ddi_pll_get_hw_state(struct drm_i915_private *dev_priv,
1408 struct intel_shared_dpll *pll,
1409 struct intel_dpll_hw_state *hw_state)
1410 {
1411 enum port port = (enum port)pll->id; /* 1:1 port->PLL mapping */
1412 uint32_t val;
1413 bool ret;
1414
1415 if (!intel_display_power_get_if_enabled(dev_priv, POWER_DOMAIN_PLLS))
1416 return false;
1417
1418 ret = false;
1419
1420 val = I915_READ(BXT_PORT_PLL_ENABLE(port));
1421 if (!(val & PORT_PLL_ENABLE))
1422 goto out;
1423
1424 hw_state->ebb0 = I915_READ(BXT_PORT_PLL_EBB_0(port));
1425 hw_state->ebb0 &= PORT_PLL_P1_MASK | PORT_PLL_P2_MASK;
1426
1427 hw_state->ebb4 = I915_READ(BXT_PORT_PLL_EBB_4(port));
1428 hw_state->ebb4 &= PORT_PLL_10BIT_CLK_ENABLE;
1429
1430 hw_state->pll0 = I915_READ(BXT_PORT_PLL(port, 0));
1431 hw_state->pll0 &= PORT_PLL_M2_MASK;
1432
1433 hw_state->pll1 = I915_READ(BXT_PORT_PLL(port, 1));
1434 hw_state->pll1 &= PORT_PLL_N_MASK;
1435
1436 hw_state->pll2 = I915_READ(BXT_PORT_PLL(port, 2));
1437 hw_state->pll2 &= PORT_PLL_M2_FRAC_MASK;
1438
1439 hw_state->pll3 = I915_READ(BXT_PORT_PLL(port, 3));
1440 hw_state->pll3 &= PORT_PLL_M2_FRAC_ENABLE;
1441
1442 hw_state->pll6 = I915_READ(BXT_PORT_PLL(port, 6));
1443 hw_state->pll6 &= PORT_PLL_PROP_COEFF_MASK |
1444 PORT_PLL_INT_COEFF_MASK |
1445 PORT_PLL_GAIN_CTL_MASK;
1446
1447 hw_state->pll8 = I915_READ(BXT_PORT_PLL(port, 8));
1448 hw_state->pll8 &= PORT_PLL_TARGET_CNT_MASK;
1449
1450 hw_state->pll9 = I915_READ(BXT_PORT_PLL(port, 9));
1451 hw_state->pll9 &= PORT_PLL_LOCK_THRESHOLD_MASK;
1452
1453 hw_state->pll10 = I915_READ(BXT_PORT_PLL(port, 10));
1454 hw_state->pll10 &= PORT_PLL_DCO_AMP_OVR_EN_H |
1455 PORT_PLL_DCO_AMP_MASK;
1456
1457 /*
1458 * While we write to the group register to program all lanes at once we
1459 * can read only lane registers. We configure all lanes the same way, so
1460 * here just read out lanes 0/1 and output a note if lanes 2/3 differ.
1461 */
1462 hw_state->pcsdw12 = I915_READ(BXT_PORT_PCS_DW12_LN01(port));
1463 if (I915_READ(BXT_PORT_PCS_DW12_LN23(port)) != hw_state->pcsdw12)
1464 DRM_DEBUG_DRIVER("lane stagger config different for lane 01 (%08x) and 23 (%08x)\n",
1465 hw_state->pcsdw12,
1466 I915_READ(BXT_PORT_PCS_DW12_LN23(port)));
1467 hw_state->pcsdw12 &= LANE_STAGGER_MASK | LANESTAGGER_STRAP_OVRD;
1468
1469 ret = true;
1470
1471 out:
1472 intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS);
1473
1474 return ret;
1475 }
1476
1477 /* bxt clock parameters */
1478 struct bxt_clk_div {
1479 int clock;
1480 uint32_t p1;
1481 uint32_t p2;
1482 uint32_t m2_int;
1483 uint32_t m2_frac;
1484 bool m2_frac_en;
1485 uint32_t n;
1486 };
1487
1488 /* pre-calculated values for DP linkrates */
1489 static const struct bxt_clk_div bxt_dp_clk_val[] = {
1490 {162000, 4, 2, 32, 1677722, 1, 1},
1491 {270000, 4, 1, 27, 0, 0, 1},
1492 {540000, 2, 1, 27, 0, 0, 1},
1493 {216000, 3, 2, 32, 1677722, 1, 1},
1494 {243000, 4, 1, 24, 1258291, 1, 1},
1495 {324000, 4, 1, 32, 1677722, 1, 1},
1496 {432000, 3, 1, 32, 1677722, 1, 1}
1497 };
1498
1499 static struct intel_shared_dpll *
1500 bxt_get_dpll(struct intel_crtc *crtc, struct intel_crtc_state *crtc_state,
1501 struct intel_encoder *encoder)
1502 {
1503 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
1504 struct intel_shared_dpll *pll;
1505 enum intel_dpll_id i;
1506 struct intel_digital_port *intel_dig_port;
1507 struct bxt_clk_div clk_div = {0};
1508 int vco = 0;
1509 uint32_t prop_coef, int_coef, gain_ctl, targ_cnt;
1510 uint32_t lanestagger;
1511 int clock = crtc_state->port_clock;
1512
1513 if (encoder->type == INTEL_OUTPUT_HDMI) {
1514 intel_clock_t best_clock;
1515
1516 /* Calculate HDMI div */
1517 /*
1518 * FIXME: tie the following calculation into
1519 * i9xx_crtc_compute_clock
1520 */
1521 if (!bxt_find_best_dpll(crtc_state, clock, &best_clock)) {
1522 DRM_DEBUG_DRIVER("no PLL dividers found for clock %d pipe %c\n",
1523 clock, pipe_name(crtc->pipe));
1524 return NULL;
1525 }
1526
1527 clk_div.p1 = best_clock.p1;
1528 clk_div.p2 = best_clock.p2;
1529 WARN_ON(best_clock.m1 != 2);
1530 clk_div.n = best_clock.n;
1531 clk_div.m2_int = best_clock.m2 >> 22;
1532 clk_div.m2_frac = best_clock.m2 & ((1 << 22) - 1);
1533 clk_div.m2_frac_en = clk_div.m2_frac != 0;
1534
1535 vco = best_clock.vco;
1536 } else if (encoder->type == INTEL_OUTPUT_DISPLAYPORT ||
1537 encoder->type == INTEL_OUTPUT_EDP) {
1538 int i;
1539
1540 clk_div = bxt_dp_clk_val[0];
1541 for (i = 0; i < ARRAY_SIZE(bxt_dp_clk_val); ++i) {
1542 if (bxt_dp_clk_val[i].clock == clock) {
1543 clk_div = bxt_dp_clk_val[i];
1544 break;
1545 }
1546 }
1547 vco = clock * 10 / 2 * clk_div.p1 * clk_div.p2;
1548 }
1549
1550 if (vco >= 6200000 && vco <= 6700000) {
1551 prop_coef = 4;
1552 int_coef = 9;
1553 gain_ctl = 3;
1554 targ_cnt = 8;
1555 } else if ((vco > 5400000 && vco < 6200000) ||
1556 (vco >= 4800000 && vco < 5400000)) {
1557 prop_coef = 5;
1558 int_coef = 11;
1559 gain_ctl = 3;
1560 targ_cnt = 9;
1561 } else if (vco == 5400000) {
1562 prop_coef = 3;
1563 int_coef = 8;
1564 gain_ctl = 1;
1565 targ_cnt = 9;
1566 } else {
1567 DRM_ERROR("Invalid VCO\n");
1568 return NULL;
1569 }
1570
1571 memset(&crtc_state->dpll_hw_state, 0,
1572 sizeof(crtc_state->dpll_hw_state));
1573
1574 if (clock > 270000)
1575 lanestagger = 0x18;
1576 else if (clock > 135000)
1577 lanestagger = 0x0d;
1578 else if (clock > 67000)
1579 lanestagger = 0x07;
1580 else if (clock > 33000)
1581 lanestagger = 0x04;
1582 else
1583 lanestagger = 0x02;
1584
1585 crtc_state->dpll_hw_state.ebb0 =
1586 PORT_PLL_P1(clk_div.p1) | PORT_PLL_P2(clk_div.p2);
1587 crtc_state->dpll_hw_state.pll0 = clk_div.m2_int;
1588 crtc_state->dpll_hw_state.pll1 = PORT_PLL_N(clk_div.n);
1589 crtc_state->dpll_hw_state.pll2 = clk_div.m2_frac;
1590
1591 if (clk_div.m2_frac_en)
1592 crtc_state->dpll_hw_state.pll3 =
1593 PORT_PLL_M2_FRAC_ENABLE;
1594
1595 crtc_state->dpll_hw_state.pll6 =
1596 prop_coef | PORT_PLL_INT_COEFF(int_coef);
1597 crtc_state->dpll_hw_state.pll6 |=
1598 PORT_PLL_GAIN_CTL(gain_ctl);
1599
1600 crtc_state->dpll_hw_state.pll8 = targ_cnt;
1601
1602 crtc_state->dpll_hw_state.pll9 = 5 << PORT_PLL_LOCK_THRESHOLD_SHIFT;
1603
1604 crtc_state->dpll_hw_state.pll10 =
1605 PORT_PLL_DCO_AMP(PORT_PLL_DCO_AMP_DEFAULT)
1606 | PORT_PLL_DCO_AMP_OVR_EN_H;
1607
1608 crtc_state->dpll_hw_state.ebb4 = PORT_PLL_10BIT_CLK_ENABLE;
1609
1610 crtc_state->dpll_hw_state.pcsdw12 =
1611 LANESTAGGER_STRAP_OVRD | lanestagger;
1612
1613 intel_dig_port = enc_to_dig_port(&encoder->base);
1614
1615 /* 1:1 mapping between ports and PLLs */
1616 i = (enum intel_dpll_id) intel_dig_port->port;
1617 pll = intel_get_shared_dpll_by_id(dev_priv, i);
1618
1619 DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n",
1620 crtc->base.base.id, pll->name);
1621
1622 intel_reference_shared_dpll(pll, crtc_state);
1623
1624 /* shared DPLL id 0 is DPLL A */
1625 crtc_state->ddi_pll_sel = pll->id;
1626
1627 return pll;
1628 }
1629
1630 static const struct intel_shared_dpll_funcs bxt_ddi_pll_funcs = {
1631 .enable = bxt_ddi_pll_enable,
1632 .disable = bxt_ddi_pll_disable,
1633 .get_hw_state = bxt_ddi_pll_get_hw_state,
1634 };
1635
1636 static void intel_ddi_pll_init(struct drm_device *dev)
1637 {
1638 struct drm_i915_private *dev_priv = dev->dev_private;
1639 uint32_t val = I915_READ(LCPLL_CTL);
1640
1641 if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) {
1642 int cdclk_freq;
1643
1644 cdclk_freq = dev_priv->display.get_display_clock_speed(dev);
1645 dev_priv->skl_boot_cdclk = cdclk_freq;
1646 if (skl_sanitize_cdclk(dev_priv))
1647 DRM_DEBUG_KMS("Sanitized cdclk programmed by pre-os\n");
1648 if (!(I915_READ(LCPLL1_CTL) & LCPLL_PLL_ENABLE))
1649 DRM_ERROR("LCPLL1 is disabled\n");
1650 } else if (!IS_BROXTON(dev_priv)) {
1651 /*
1652 * The LCPLL register should be turned on by the BIOS. For now
1653 * let's just check its state and print errors in case
1654 * something is wrong. Don't even try to turn it on.
1655 */
1656
1657 if (val & LCPLL_CD_SOURCE_FCLK)
1658 DRM_ERROR("CDCLK source is not LCPLL\n");
1659
1660 if (val & LCPLL_PLL_DISABLE)
1661 DRM_ERROR("LCPLL is disabled\n");
1662 }
1663 }
1664
1665 struct dpll_info {
1666 const char *name;
1667 const int id;
1668 const struct intel_shared_dpll_funcs *funcs;
1669 uint32_t flags;
1670 };
1671
1672 struct intel_dpll_mgr {
1673 const struct dpll_info *dpll_info;
1674
1675 struct intel_shared_dpll *(*get_dpll)(struct intel_crtc *crtc,
1676 struct intel_crtc_state *crtc_state,
1677 struct intel_encoder *encoder);
1678 };
1679
1680 static const struct dpll_info pch_plls[] = {
1681 { "PCH DPLL A", DPLL_ID_PCH_PLL_A, &ibx_pch_dpll_funcs, 0 },
1682 { "PCH DPLL B", DPLL_ID_PCH_PLL_B, &ibx_pch_dpll_funcs, 0 },
1683 { NULL, -1, NULL, 0 },
1684 };
1685
1686 static const struct intel_dpll_mgr pch_pll_mgr = {
1687 .dpll_info = pch_plls,
1688 .get_dpll = ibx_get_dpll,
1689 };
1690
1691 static const struct dpll_info hsw_plls[] = {
1692 { "WRPLL 1", DPLL_ID_WRPLL1, &hsw_ddi_wrpll_funcs, 0 },
1693 { "WRPLL 2", DPLL_ID_WRPLL2, &hsw_ddi_wrpll_funcs, 0 },
1694 { "SPLL", DPLL_ID_SPLL, &hsw_ddi_spll_funcs, 0 },
1695 { "LCPLL 810", DPLL_ID_LCPLL_810, &hsw_ddi_lcpll_funcs, INTEL_DPLL_ALWAYS_ON },
1696 { "LCPLL 1350", DPLL_ID_LCPLL_1350, &hsw_ddi_lcpll_funcs, INTEL_DPLL_ALWAYS_ON },
1697 { "LCPLL 2700", DPLL_ID_LCPLL_2700, &hsw_ddi_lcpll_funcs, INTEL_DPLL_ALWAYS_ON },
1698 { NULL, -1, NULL, },
1699 };
1700
1701 static const struct intel_dpll_mgr hsw_pll_mgr = {
1702 .dpll_info = hsw_plls,
1703 .get_dpll = hsw_get_dpll,
1704 };
1705
1706 static const struct dpll_info skl_plls[] = {
1707 { "DPLL 0", DPLL_ID_SKL_DPLL0, &skl_ddi_dpll0_funcs, INTEL_DPLL_ALWAYS_ON },
1708 { "DPLL 1", DPLL_ID_SKL_DPLL1, &skl_ddi_pll_funcs, 0 },
1709 { "DPLL 2", DPLL_ID_SKL_DPLL2, &skl_ddi_pll_funcs, 0 },
1710 { "DPLL 3", DPLL_ID_SKL_DPLL3, &skl_ddi_pll_funcs, 0 },
1711 { NULL, -1, NULL, },
1712 };
1713
1714 static const struct intel_dpll_mgr skl_pll_mgr = {
1715 .dpll_info = skl_plls,
1716 .get_dpll = skl_get_dpll,
1717 };
1718
1719 static const struct dpll_info bxt_plls[] = {
1720 { "PORT PLL A", DPLL_ID_SKL_DPLL0, &bxt_ddi_pll_funcs, 0 },
1721 { "PORT PLL B", DPLL_ID_SKL_DPLL1, &bxt_ddi_pll_funcs, 0 },
1722 { "PORT PLL C", DPLL_ID_SKL_DPLL2, &bxt_ddi_pll_funcs, 0 },
1723 { NULL, -1, NULL, },
1724 };
1725
1726 static const struct intel_dpll_mgr bxt_pll_mgr = {
1727 .dpll_info = bxt_plls,
1728 .get_dpll = bxt_get_dpll,
1729 };
1730
1731 void intel_shared_dpll_init(struct drm_device *dev)
1732 {
1733 struct drm_i915_private *dev_priv = dev->dev_private;
1734 const struct intel_dpll_mgr *dpll_mgr = NULL;
1735 const struct dpll_info *dpll_info;
1736 int i;
1737
1738 if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev))
1739 dpll_mgr = &skl_pll_mgr;
1740 else if (IS_BROXTON(dev))
1741 dpll_mgr = &bxt_pll_mgr;
1742 else if (HAS_DDI(dev))
1743 dpll_mgr = &hsw_pll_mgr;
1744 else if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
1745 dpll_mgr = &pch_pll_mgr;
1746
1747 if (!dpll_mgr) {
1748 dev_priv->num_shared_dpll = 0;
1749 return;
1750 }
1751
1752 dpll_info = dpll_mgr->dpll_info;
1753
1754 for (i = 0; dpll_info[i].id >= 0; i++) {
1755 WARN_ON(i != dpll_info[i].id);
1756
1757 dev_priv->shared_dplls[i].id = dpll_info[i].id;
1758 dev_priv->shared_dplls[i].name = dpll_info[i].name;
1759 dev_priv->shared_dplls[i].funcs = *dpll_info[i].funcs;
1760 dev_priv->shared_dplls[i].flags = dpll_info[i].flags;
1761 }
1762
1763 dev_priv->dpll_mgr = dpll_mgr;
1764 dev_priv->num_shared_dpll = i;
1765 mutex_init(&dev_priv->dpll_lock);
1766
1767 BUG_ON(dev_priv->num_shared_dpll > I915_NUM_PLLS);
1768
1769 /* FIXME: Move this to a more suitable place */
1770 if (HAS_DDI(dev))
1771 intel_ddi_pll_init(dev);
1772 }
1773
1774 struct intel_shared_dpll *
1775 intel_get_shared_dpll(struct intel_crtc *crtc,
1776 struct intel_crtc_state *crtc_state,
1777 struct intel_encoder *encoder)
1778 {
1779 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
1780 const struct intel_dpll_mgr *dpll_mgr = dev_priv->dpll_mgr;
1781
1782 if (WARN_ON(!dpll_mgr))
1783 return NULL;
1784
1785 return dpll_mgr->get_dpll(crtc, crtc_state, encoder);
1786 }
Linux kernel - Deliverables
This page took 0.065335 seconds and 6 git commands to generate.