projects / deliverable / linux.git / blob
? search:


4fc9333f07401a1543799ea66805847261398f16
[deliverable/linux.git] / drivers / net / skge.c
1 /*
2 * New driver for Marvell Yukon chipset and SysKonnect Gigabit
3 * Ethernet adapters. Based on earlier sk98lin, e100 and
4 * FreeBSD if_sk drivers.
5 *
6 * This driver intentionally does not support all the features
7 * of the original driver such as link fail-over and link management because
8 * those should be done at higher levels.
9 *
10 * Copyright (C) 2004, 2005 Stephen Hemminger <shemminger@osdl.org>
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
14 * the Free Software Foundation; either version 2 of the License, or
15 * (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
25 */
26
27 #include <linux/config.h>
28 #include <linux/in.h>
29 #include <linux/kernel.h>
30 #include <linux/module.h>
31 #include <linux/moduleparam.h>
32 #include <linux/netdevice.h>
33 #include <linux/etherdevice.h>
34 #include <linux/ethtool.h>
35 #include <linux/pci.h>
36 #include <linux/if_vlan.h>
37 #include <linux/ip.h>
38 #include <linux/delay.h>
39 #include <linux/crc32.h>
40 #include <linux/dma-mapping.h>
41 #include <linux/mii.h>
42 #include <asm/irq.h>
43
44 #include "skge.h"
45
46 #define DRV_NAME "skge"
47 #define DRV_VERSION "1.3"
48 #define PFX DRV_NAME " "
49
50 #define DEFAULT_TX_RING_SIZE 128
51 #define DEFAULT_RX_RING_SIZE 512
52 #define MAX_TX_RING_SIZE 1024
53 #define MAX_RX_RING_SIZE 4096
54 #define RX_COPY_THRESHOLD 128
55 #define RX_BUF_SIZE 1536
56 #define PHY_RETRIES 1000
57 #define ETH_JUMBO_MTU 9000
58 #define TX_WATCHDOG (5 * HZ)
59 #define NAPI_WEIGHT 64
60 #define BLINK_MS 250
61
62 MODULE_DESCRIPTION("SysKonnect Gigabit Ethernet driver");
63 MODULE_AUTHOR("Stephen Hemminger <shemminger@osdl.org>");
64 MODULE_LICENSE("GPL");
65 MODULE_VERSION(DRV_VERSION);
66
67 static const u32 default_msg
68 = NETIF_MSG_DRV| NETIF_MSG_PROBE| NETIF_MSG_LINK
69 | NETIF_MSG_IFUP| NETIF_MSG_IFDOWN;
70
71 static int debug = -1; /* defaults above */
72 module_param(debug, int, 0);
73 MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
74
75 static const struct pci_device_id skge_id_table[] = {
76 { PCI_DEVICE(PCI_VENDOR_ID_3COM, PCI_DEVICE_ID_3COM_3C940) },
77 { PCI_DEVICE(PCI_VENDOR_ID_3COM, PCI_DEVICE_ID_3COM_3C940B) },
78 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_GE) },
79 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_YU) },
80 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, PCI_DEVICE_ID_DLINK_DGE510T), },
81 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4320) },
82 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x5005) }, /* Belkin */
83 { PCI_DEVICE(PCI_VENDOR_ID_CNET, PCI_DEVICE_ID_CNET_GIGACARD) },
84 { PCI_DEVICE(PCI_VENDOR_ID_LINKSYS, PCI_DEVICE_ID_LINKSYS_EG1064) },
85 { PCI_VENDOR_ID_LINKSYS, 0x1032, PCI_ANY_ID, 0x0015, },
86 { 0 }
87 };
88 MODULE_DEVICE_TABLE(pci, skge_id_table);
89
90 static int skge_up(struct net_device *dev);
91 static int skge_down(struct net_device *dev);
92 static void skge_phy_reset(struct skge_port *skge);
93 static void skge_tx_clean(struct skge_port *skge);
94 static int xm_phy_write(struct skge_hw *hw, int port, u16 reg, u16 val);
95 static int gm_phy_write(struct skge_hw *hw, int port, u16 reg, u16 val);
96 static void genesis_get_stats(struct skge_port *skge, u64 *data);
97 static void yukon_get_stats(struct skge_port *skge, u64 *data);
98 static void yukon_init(struct skge_hw *hw, int port);
99 static void genesis_mac_init(struct skge_hw *hw, int port);
100 static void genesis_link_up(struct skge_port *skge);
101
102 /* Avoid conditionals by using array */
103 static const int txqaddr[] = { Q_XA1, Q_XA2 };
104 static const int rxqaddr[] = { Q_R1, Q_R2 };
105 static const u32 rxirqmask[] = { IS_R1_F, IS_R2_F };
106 static const u32 txirqmask[] = { IS_XA1_F, IS_XA2_F };
107
108 static int skge_get_regs_len(struct net_device *dev)
109 {
110 return 0x4000;
111 }
112
113 /*
114 * Returns copy of whole control register region
115 * Note: skip RAM address register because accessing it will
116 * cause bus hangs!
117 */
118 static void skge_get_regs(struct net_device *dev, struct ethtool_regs *regs,
119 void *p)
120 {
121 const struct skge_port *skge = netdev_priv(dev);
122 const void __iomem *io = skge->hw->regs;
123
124 regs->version = 1;
125 memset(p, 0, regs->len);
126 memcpy_fromio(p, io, B3_RAM_ADDR);
127
128 memcpy_fromio(p + B3_RI_WTO_R1, io + B3_RI_WTO_R1,
129 regs->len - B3_RI_WTO_R1);
130 }
131
132 /* Wake on Lan only supported on Yukon chips with rev 1 or above */
133 static int wol_supported(const struct skge_hw *hw)
134 {
135 return !((hw->chip_id == CHIP_ID_GENESIS ||
136 (hw->chip_id == CHIP_ID_YUKON && hw->chip_rev == 0)));
137 }
138
139 static void skge_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
140 {
141 struct skge_port *skge = netdev_priv(dev);
142
143 wol->supported = wol_supported(skge->hw) ? WAKE_MAGIC : 0;
144 wol->wolopts = skge->wol ? WAKE_MAGIC : 0;
145 }
146
147 static int skge_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
148 {
149 struct skge_port *skge = netdev_priv(dev);
150 struct skge_hw *hw = skge->hw;
151
152 if (wol->wolopts != WAKE_MAGIC && wol->wolopts != 0)
153 return -EOPNOTSUPP;
154
155 if (wol->wolopts == WAKE_MAGIC && !wol_supported(hw))
156 return -EOPNOTSUPP;
157
158 skge->wol = wol->wolopts == WAKE_MAGIC;
159
160 if (skge->wol) {
161 memcpy_toio(hw->regs + WOL_MAC_ADDR, dev->dev_addr, ETH_ALEN);
162
163 skge_write16(hw, WOL_CTRL_STAT,
164 WOL_CTL_ENA_PME_ON_MAGIC_PKT |
165 WOL_CTL_ENA_MAGIC_PKT_UNIT);
166 } else
167 skge_write16(hw, WOL_CTRL_STAT, WOL_CTL_DEFAULT);
168
169 return 0;
170 }
171
172 /* Determine supported/advertised modes based on hardware.
173 * Note: ethtool ADVERTISED_xxx == SUPPORTED_xxx
174 */
175 static u32 skge_supported_modes(const struct skge_hw *hw)
176 {
177 u32 supported;
178
179 if (hw->copper) {
180 supported = SUPPORTED_10baseT_Half
181 | SUPPORTED_10baseT_Full
182 | SUPPORTED_100baseT_Half
183 | SUPPORTED_100baseT_Full
184 | SUPPORTED_1000baseT_Half
185 | SUPPORTED_1000baseT_Full
186 | SUPPORTED_Autoneg| SUPPORTED_TP;
187
188 if (hw->chip_id == CHIP_ID_GENESIS)
189 supported &= ~(SUPPORTED_10baseT_Half
190 | SUPPORTED_10baseT_Full
191 | SUPPORTED_100baseT_Half
192 | SUPPORTED_100baseT_Full);
193
194 else if (hw->chip_id == CHIP_ID_YUKON)
195 supported &= ~SUPPORTED_1000baseT_Half;
196 } else
197 supported = SUPPORTED_1000baseT_Full | SUPPORTED_FIBRE
198 | SUPPORTED_Autoneg;
199
200 return supported;
201 }
202
203 static int skge_get_settings(struct net_device *dev,
204 struct ethtool_cmd *ecmd)
205 {
206 struct skge_port *skge = netdev_priv(dev);
207 struct skge_hw *hw = skge->hw;
208
209 ecmd->transceiver = XCVR_INTERNAL;
210 ecmd->supported = skge_supported_modes(hw);
211
212 if (hw->copper) {
213 ecmd->port = PORT_TP;
214 ecmd->phy_address = hw->phy_addr;
215 } else
216 ecmd->port = PORT_FIBRE;
217
218 ecmd->advertising = skge->advertising;
219 ecmd->autoneg = skge->autoneg;
220 ecmd->speed = skge->speed;
221 ecmd->duplex = skge->duplex;
222 return 0;
223 }
224
225 static int skge_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
226 {
227 struct skge_port *skge = netdev_priv(dev);
228 const struct skge_hw *hw = skge->hw;
229 u32 supported = skge_supported_modes(hw);
230
231 if (ecmd->autoneg == AUTONEG_ENABLE) {
232 ecmd->advertising = supported;
233 skge->duplex = -1;
234 skge->speed = -1;
235 } else {
236 u32 setting;
237
238 switch (ecmd->speed) {
239 case SPEED_1000:
240 if (ecmd->duplex == DUPLEX_FULL)
241 setting = SUPPORTED_1000baseT_Full;
242 else if (ecmd->duplex == DUPLEX_HALF)
243 setting = SUPPORTED_1000baseT_Half;
244 else
245 return -EINVAL;
246 break;
247 case SPEED_100:
248 if (ecmd->duplex == DUPLEX_FULL)
249 setting = SUPPORTED_100baseT_Full;
250 else if (ecmd->duplex == DUPLEX_HALF)
251 setting = SUPPORTED_100baseT_Half;
252 else
253 return -EINVAL;
254 break;
255
256 case SPEED_10:
257 if (ecmd->duplex == DUPLEX_FULL)
258 setting = SUPPORTED_10baseT_Full;
259 else if (ecmd->duplex == DUPLEX_HALF)
260 setting = SUPPORTED_10baseT_Half;
261 else
262 return -EINVAL;
263 break;
264 default:
265 return -EINVAL;
266 }
267
268 if ((setting & supported) == 0)
269 return -EINVAL;
270
271 skge->speed = ecmd->speed;
272 skge->duplex = ecmd->duplex;
273 }
274
275 skge->autoneg = ecmd->autoneg;
276 skge->advertising = ecmd->advertising;
277
278 if (netif_running(dev))
279 skge_phy_reset(skge);
280
281 return (0);
282 }
283
284 static void skge_get_drvinfo(struct net_device *dev,
285 struct ethtool_drvinfo *info)
286 {
287 struct skge_port *skge = netdev_priv(dev);
288
289 strcpy(info->driver, DRV_NAME);
290 strcpy(info->version, DRV_VERSION);
291 strcpy(info->fw_version, "N/A");
292 strcpy(info->bus_info, pci_name(skge->hw->pdev));
293 }
294
295 static const struct skge_stat {
296 char name[ETH_GSTRING_LEN];
297 u16 xmac_offset;
298 u16 gma_offset;
299 } skge_stats[] = {
300 { "tx_bytes", XM_TXO_OK_HI, GM_TXO_OK_HI },
301 { "rx_bytes", XM_RXO_OK_HI, GM_RXO_OK_HI },
302
303 { "tx_broadcast", XM_TXF_BC_OK, GM_TXF_BC_OK },
304 { "rx_broadcast", XM_RXF_BC_OK, GM_RXF_BC_OK },
305 { "tx_multicast", XM_TXF_MC_OK, GM_TXF_MC_OK },
306 { "rx_multicast", XM_RXF_MC_OK, GM_RXF_MC_OK },
307 { "tx_unicast", XM_TXF_UC_OK, GM_TXF_UC_OK },
308 { "rx_unicast", XM_RXF_UC_OK, GM_RXF_UC_OK },
309 { "tx_mac_pause", XM_TXF_MPAUSE, GM_TXF_MPAUSE },
310 { "rx_mac_pause", XM_RXF_MPAUSE, GM_RXF_MPAUSE },
311
312 { "collisions", XM_TXF_SNG_COL, GM_TXF_SNG_COL },
313 { "multi_collisions", XM_TXF_MUL_COL, GM_TXF_MUL_COL },
314 { "aborted", XM_TXF_ABO_COL, GM_TXF_ABO_COL },
315 { "late_collision", XM_TXF_LAT_COL, GM_TXF_LAT_COL },
316 { "fifo_underrun", XM_TXE_FIFO_UR, GM_TXE_FIFO_UR },
317 { "fifo_overflow", XM_RXE_FIFO_OV, GM_RXE_FIFO_OV },
318
319 { "rx_toolong", XM_RXF_LNG_ERR, GM_RXF_LNG_ERR },
320 { "rx_jabber", XM_RXF_JAB_PKT, GM_RXF_JAB_PKT },
321 { "rx_runt", XM_RXE_RUNT, GM_RXE_FRAG },
322 { "rx_too_long", XM_RXF_LNG_ERR, GM_RXF_LNG_ERR },
323 { "rx_fcs_error", XM_RXF_FCS_ERR, GM_RXF_FCS_ERR },
324 };
325
326 static int skge_get_stats_count(struct net_device *dev)
327 {
328 return ARRAY_SIZE(skge_stats);
329 }
330
331 static void skge_get_ethtool_stats(struct net_device *dev,
332 struct ethtool_stats *stats, u64 *data)
333 {
334 struct skge_port *skge = netdev_priv(dev);
335
336 if (skge->hw->chip_id == CHIP_ID_GENESIS)
337 genesis_get_stats(skge, data);
338 else
339 yukon_get_stats(skge, data);
340 }
341
342 /* Use hardware MIB variables for critical path statistics and
343 * transmit feedback not reported at interrupt.
344 * Other errors are accounted for in interrupt handler.
345 */
346 static struct net_device_stats *skge_get_stats(struct net_device *dev)
347 {
348 struct skge_port *skge = netdev_priv(dev);
349 u64 data[ARRAY_SIZE(skge_stats)];
350
351 if (skge->hw->chip_id == CHIP_ID_GENESIS)
352 genesis_get_stats(skge, data);
353 else
354 yukon_get_stats(skge, data);
355
356 skge->net_stats.tx_bytes = data[0];
357 skge->net_stats.rx_bytes = data[1];
358 skge->net_stats.tx_packets = data[2] + data[4] + data[6];
359 skge->net_stats.rx_packets = data[3] + data[5] + data[7];
360 skge->net_stats.multicast = data[5] + data[7];
361 skge->net_stats.collisions = data[10];
362 skge->net_stats.tx_aborted_errors = data[12];
363
364 return &skge->net_stats;
365 }
366
367 static void skge_get_strings(struct net_device *dev, u32 stringset, u8 *data)
368 {
369 int i;
370
371 switch (stringset) {
372 case ETH_SS_STATS:
373 for (i = 0; i < ARRAY_SIZE(skge_stats); i++)
374 memcpy(data + i * ETH_GSTRING_LEN,
375 skge_stats[i].name, ETH_GSTRING_LEN);
376 break;
377 }
378 }
379
380 static void skge_get_ring_param(struct net_device *dev,
381 struct ethtool_ringparam *p)
382 {
383 struct skge_port *skge = netdev_priv(dev);
384
385 p->rx_max_pending = MAX_RX_RING_SIZE;
386 p->tx_max_pending = MAX_TX_RING_SIZE;
387 p->rx_mini_max_pending = 0;
388 p->rx_jumbo_max_pending = 0;
389
390 p->rx_pending = skge->rx_ring.count;
391 p->tx_pending = skge->tx_ring.count;
392 p->rx_mini_pending = 0;
393 p->rx_jumbo_pending = 0;
394 }
395
396 static int skge_set_ring_param(struct net_device *dev,
397 struct ethtool_ringparam *p)
398 {
399 struct skge_port *skge = netdev_priv(dev);
400 int err;
401
402 if (p->rx_pending == 0 || p->rx_pending > MAX_RX_RING_SIZE ||
403 p->tx_pending == 0 || p->tx_pending > MAX_TX_RING_SIZE)
404 return -EINVAL;
405
406 skge->rx_ring.count = p->rx_pending;
407 skge->tx_ring.count = p->tx_pending;
408
409 if (netif_running(dev)) {
410 skge_down(dev);
411 err = skge_up(dev);
412 if (err)
413 dev_close(dev);
414 }
415
416 return 0;
417 }
418
419 static u32 skge_get_msglevel(struct net_device *netdev)
420 {
421 struct skge_port *skge = netdev_priv(netdev);
422 return skge->msg_enable;
423 }
424
425 static void skge_set_msglevel(struct net_device *netdev, u32 value)
426 {
427 struct skge_port *skge = netdev_priv(netdev);
428 skge->msg_enable = value;
429 }
430
431 static int skge_nway_reset(struct net_device *dev)
432 {
433 struct skge_port *skge = netdev_priv(dev);
434
435 if (skge->autoneg != AUTONEG_ENABLE || !netif_running(dev))
436 return -EINVAL;
437
438 skge_phy_reset(skge);
439 return 0;
440 }
441
442 static int skge_set_sg(struct net_device *dev, u32 data)
443 {
444 struct skge_port *skge = netdev_priv(dev);
445 struct skge_hw *hw = skge->hw;
446
447 if (hw->chip_id == CHIP_ID_GENESIS && data)
448 return -EOPNOTSUPP;
449 return ethtool_op_set_sg(dev, data);
450 }
451
452 static int skge_set_tx_csum(struct net_device *dev, u32 data)
453 {
454 struct skge_port *skge = netdev_priv(dev);
455 struct skge_hw *hw = skge->hw;
456
457 if (hw->chip_id == CHIP_ID_GENESIS && data)
458 return -EOPNOTSUPP;
459
460 return ethtool_op_set_tx_csum(dev, data);
461 }
462
463 static u32 skge_get_rx_csum(struct net_device *dev)
464 {
465 struct skge_port *skge = netdev_priv(dev);
466
467 return skge->rx_csum;
468 }
469
470 /* Only Yukon supports checksum offload. */
471 static int skge_set_rx_csum(struct net_device *dev, u32 data)
472 {
473 struct skge_port *skge = netdev_priv(dev);
474
475 if (skge->hw->chip_id == CHIP_ID_GENESIS && data)
476 return -EOPNOTSUPP;
477
478 skge->rx_csum = data;
479 return 0;
480 }
481
482 static void skge_get_pauseparam(struct net_device *dev,
483 struct ethtool_pauseparam *ecmd)
484 {
485 struct skge_port *skge = netdev_priv(dev);
486
487 ecmd->tx_pause = (skge->flow_control == FLOW_MODE_LOC_SEND)
488 || (skge->flow_control == FLOW_MODE_SYMMETRIC);
489 ecmd->rx_pause = (skge->flow_control == FLOW_MODE_REM_SEND)
490 || (skge->flow_control == FLOW_MODE_SYMMETRIC);
491
492 ecmd->autoneg = skge->autoneg;
493 }
494
495 static int skge_set_pauseparam(struct net_device *dev,
496 struct ethtool_pauseparam *ecmd)
497 {
498 struct skge_port *skge = netdev_priv(dev);
499
500 skge->autoneg = ecmd->autoneg;
501 if (ecmd->rx_pause && ecmd->tx_pause)
502 skge->flow_control = FLOW_MODE_SYMMETRIC;
503 else if (ecmd->rx_pause && !ecmd->tx_pause)
504 skge->flow_control = FLOW_MODE_REM_SEND;
505 else if (!ecmd->rx_pause && ecmd->tx_pause)
506 skge->flow_control = FLOW_MODE_LOC_SEND;
507 else
508 skge->flow_control = FLOW_MODE_NONE;
509
510 if (netif_running(dev))
511 skge_phy_reset(skge);
512 return 0;
513 }
514
515 /* Chip internal frequency for clock calculations */
516 static inline u32 hwkhz(const struct skge_hw *hw)
517 {
518 if (hw->chip_id == CHIP_ID_GENESIS)
519 return 53215; /* or: 53.125 MHz */
520 else
521 return 78215; /* or: 78.125 MHz */
522 }
523
524 /* Chip HZ to microseconds */
525 static inline u32 skge_clk2usec(const struct skge_hw *hw, u32 ticks)
526 {
527 return (ticks * 1000) / hwkhz(hw);
528 }
529
530 /* Microseconds to chip HZ */
531 static inline u32 skge_usecs2clk(const struct skge_hw *hw, u32 usec)
532 {
533 return hwkhz(hw) * usec / 1000;
534 }
535
536 static int skge_get_coalesce(struct net_device *dev,
537 struct ethtool_coalesce *ecmd)
538 {
539 struct skge_port *skge = netdev_priv(dev);
540 struct skge_hw *hw = skge->hw;
541 int port = skge->port;
542
543 ecmd->rx_coalesce_usecs = 0;
544 ecmd->tx_coalesce_usecs = 0;
545
546 if (skge_read32(hw, B2_IRQM_CTRL) & TIM_START) {
547 u32 delay = skge_clk2usec(hw, skge_read32(hw, B2_IRQM_INI));
548 u32 msk = skge_read32(hw, B2_IRQM_MSK);
549
550 if (msk & rxirqmask[port])
551 ecmd->rx_coalesce_usecs = delay;
552 if (msk & txirqmask[port])
553 ecmd->tx_coalesce_usecs = delay;
554 }
555
556 return 0;
557 }
558
559 /* Note: interrupt timer is per board, but can turn on/off per port */
560 static int skge_set_coalesce(struct net_device *dev,
561 struct ethtool_coalesce *ecmd)
562 {
563 struct skge_port *skge = netdev_priv(dev);
564 struct skge_hw *hw = skge->hw;
565 int port = skge->port;
566 u32 msk = skge_read32(hw, B2_IRQM_MSK);
567 u32 delay = 25;
568
569 if (ecmd->rx_coalesce_usecs == 0)
570 msk &= ~rxirqmask[port];
571 else if (ecmd->rx_coalesce_usecs < 25 ||
572 ecmd->rx_coalesce_usecs > 33333)
573 return -EINVAL;
574 else {
575 msk |= rxirqmask[port];
576 delay = ecmd->rx_coalesce_usecs;
577 }
578
579 if (ecmd->tx_coalesce_usecs == 0)
580 msk &= ~txirqmask[port];
581 else if (ecmd->tx_coalesce_usecs < 25 ||
582 ecmd->tx_coalesce_usecs > 33333)
583 return -EINVAL;
584 else {
585 msk |= txirqmask[port];
586 delay = min(delay, ecmd->rx_coalesce_usecs);
587 }
588
589 skge_write32(hw, B2_IRQM_MSK, msk);
590 if (msk == 0)
591 skge_write32(hw, B2_IRQM_CTRL, TIM_STOP);
592 else {
593 skge_write32(hw, B2_IRQM_INI, skge_usecs2clk(hw, delay));
594 skge_write32(hw, B2_IRQM_CTRL, TIM_START);
595 }
596 return 0;
597 }
598
599 enum led_mode { LED_MODE_OFF, LED_MODE_ON, LED_MODE_TST };
600 static void skge_led(struct skge_port *skge, enum led_mode mode)
601 {
602 struct skge_hw *hw = skge->hw;
603 int port = skge->port;
604
605 spin_lock_bh(&hw->phy_lock);
606 if (hw->chip_id == CHIP_ID_GENESIS) {
607 switch (mode) {
608 case LED_MODE_OFF:
609 xm_phy_write(hw, port, PHY_BCOM_P_EXT_CTRL, PHY_B_PEC_LED_OFF);
610 skge_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_OFF);
611 skge_write32(hw, SK_REG(port, RX_LED_VAL), 0);
612 skge_write8(hw, SK_REG(port, RX_LED_CTRL), LED_T_OFF);
613 break;
614
615 case LED_MODE_ON:
616 skge_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_ON);
617 skge_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_LINKSYNC_ON);
618
619 skge_write8(hw, SK_REG(port, RX_LED_CTRL), LED_START);
620 skge_write8(hw, SK_REG(port, TX_LED_CTRL), LED_START);
621
622 break;
623
624 case LED_MODE_TST:
625 skge_write8(hw, SK_REG(port, RX_LED_TST), LED_T_ON);
626 skge_write32(hw, SK_REG(port, RX_LED_VAL), 100);
627 skge_write8(hw, SK_REG(port, RX_LED_CTRL), LED_START);
628
629 xm_phy_write(hw, port, PHY_BCOM_P_EXT_CTRL, PHY_B_PEC_LED_ON);
630 break;
631 }
632 } else {
633 switch (mode) {
634 case LED_MODE_OFF:
635 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, 0);
636 gm_phy_write(hw, port, PHY_MARV_LED_OVER,
637 PHY_M_LED_MO_DUP(MO_LED_OFF) |
638 PHY_M_LED_MO_10(MO_LED_OFF) |
639 PHY_M_LED_MO_100(MO_LED_OFF) |
640 PHY_M_LED_MO_1000(MO_LED_OFF) |
641 PHY_M_LED_MO_RX(MO_LED_OFF));
642 break;
643 case LED_MODE_ON:
644 gm_phy_write(hw, port, PHY_MARV_LED_CTRL,
645 PHY_M_LED_PULS_DUR(PULS_170MS) |
646 PHY_M_LED_BLINK_RT(BLINK_84MS) |
647 PHY_M_LEDC_TX_CTRL |
648 PHY_M_LEDC_DP_CTRL);
649
650 gm_phy_write(hw, port, PHY_MARV_LED_OVER,
651 PHY_M_LED_MO_RX(MO_LED_OFF) |
652 (skge->speed == SPEED_100 ?
653 PHY_M_LED_MO_100(MO_LED_ON) : 0));
654 break;
655 case LED_MODE_TST:
656 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, 0);
657 gm_phy_write(hw, port, PHY_MARV_LED_OVER,
658 PHY_M_LED_MO_DUP(MO_LED_ON) |
659 PHY_M_LED_MO_10(MO_LED_ON) |
660 PHY_M_LED_MO_100(MO_LED_ON) |
661 PHY_M_LED_MO_1000(MO_LED_ON) |
662 PHY_M_LED_MO_RX(MO_LED_ON));
663 }
664 }
665 spin_unlock_bh(&hw->phy_lock);
666 }
667
668 /* blink LED's for finding board */
669 static int skge_phys_id(struct net_device *dev, u32 data)
670 {
671 struct skge_port *skge = netdev_priv(dev);
672 unsigned long ms;
673 enum led_mode mode = LED_MODE_TST;
674
675 if (!data || data > (u32)(MAX_SCHEDULE_TIMEOUT / HZ))
676 ms = jiffies_to_msecs(MAX_SCHEDULE_TIMEOUT / HZ) * 1000;
677 else
678 ms = data * 1000;
679
680 while (ms > 0) {
681 skge_led(skge, mode);
682 mode ^= LED_MODE_TST;
683
684 if (msleep_interruptible(BLINK_MS))
685 break;
686 ms -= BLINK_MS;
687 }
688
689 /* back to regular LED state */
690 skge_led(skge, netif_running(dev) ? LED_MODE_ON : LED_MODE_OFF);
691
692 return 0;
693 }
694
695 static struct ethtool_ops skge_ethtool_ops = {
696 .get_settings = skge_get_settings,
697 .set_settings = skge_set_settings,
698 .get_drvinfo = skge_get_drvinfo,
699 .get_regs_len = skge_get_regs_len,
700 .get_regs = skge_get_regs,
701 .get_wol = skge_get_wol,
702 .set_wol = skge_set_wol,
703 .get_msglevel = skge_get_msglevel,
704 .set_msglevel = skge_set_msglevel,
705 .nway_reset = skge_nway_reset,
706 .get_link = ethtool_op_get_link,
707 .get_ringparam = skge_get_ring_param,
708 .set_ringparam = skge_set_ring_param,
709 .get_pauseparam = skge_get_pauseparam,
710 .set_pauseparam = skge_set_pauseparam,
711 .get_coalesce = skge_get_coalesce,
712 .set_coalesce = skge_set_coalesce,
713 .get_sg = ethtool_op_get_sg,
714 .set_sg = skge_set_sg,
715 .get_tx_csum = ethtool_op_get_tx_csum,
716 .set_tx_csum = skge_set_tx_csum,
717 .get_rx_csum = skge_get_rx_csum,
718 .set_rx_csum = skge_set_rx_csum,
719 .get_strings = skge_get_strings,
720 .phys_id = skge_phys_id,
721 .get_stats_count = skge_get_stats_count,
722 .get_ethtool_stats = skge_get_ethtool_stats,
723 .get_perm_addr = ethtool_op_get_perm_addr,
724 };
725
726 /*
727 * Allocate ring elements and chain them together
728 * One-to-one association of board descriptors with ring elements
729 */
730 static int skge_ring_alloc(struct skge_ring *ring, void *vaddr, u64 base)
731 {
732 struct skge_tx_desc *d;
733 struct skge_element *e;
734 int i;
735
736 ring->start = kmalloc(sizeof(*e)*ring->count, GFP_KERNEL);
737 if (!ring->start)
738 return -ENOMEM;
739
740 for (i = 0, e = ring->start, d = vaddr; i < ring->count; i++, e++, d++) {
741 e->desc = d;
742 e->skb = NULL;
743 if (i == ring->count - 1) {
744 e->next = ring->start;
745 d->next_offset = base;
746 } else {
747 e->next = e + 1;
748 d->next_offset = base + (i+1) * sizeof(*d);
749 }
750 }
751 ring->to_use = ring->to_clean = ring->start;
752
753 return 0;
754 }
755
756 /* Allocate and setup a new buffer for receiving */
757 static void skge_rx_setup(struct skge_port *skge, struct skge_element *e,
758 struct sk_buff *skb, unsigned int bufsize)
759 {
760 struct skge_rx_desc *rd = e->desc;
761 u64 map;
762
763 map = pci_map_single(skge->hw->pdev, skb->data, bufsize,
764 PCI_DMA_FROMDEVICE);
765
766 rd->dma_lo = map;
767 rd->dma_hi = map >> 32;
768 e->skb = skb;
769 rd->csum1_start = ETH_HLEN;
770 rd->csum2_start = ETH_HLEN;
771 rd->csum1 = 0;
772 rd->csum2 = 0;
773
774 wmb();
775
776 rd->control = BMU_OWN | BMU_STF | BMU_IRQ_EOF | BMU_TCP_CHECK | bufsize;
777 pci_unmap_addr_set(e, mapaddr, map);
778 pci_unmap_len_set(e, maplen, bufsize);
779 }
780
781 /* Resume receiving using existing skb,
782 * Note: DMA address is not changed by chip.
783 * MTU not changed while receiver active.
784 */
785 static void skge_rx_reuse(struct skge_element *e, unsigned int size)
786 {
787 struct skge_rx_desc *rd = e->desc;
788
789 rd->csum2 = 0;
790 rd->csum2_start = ETH_HLEN;
791
792 wmb();
793
794 rd->control = BMU_OWN | BMU_STF | BMU_IRQ_EOF | BMU_TCP_CHECK | size;
795 }
796
797
798 /* Free all buffers in receive ring, assumes receiver stopped */
799 static void skge_rx_clean(struct skge_port *skge)
800 {
801 struct skge_hw *hw = skge->hw;
802 struct skge_ring *ring = &skge->rx_ring;
803 struct skge_element *e;
804
805 e = ring->start;
806 do {
807 struct skge_rx_desc *rd = e->desc;
808 rd->control = 0;
809 if (e->skb) {
810 pci_unmap_single(hw->pdev,
811 pci_unmap_addr(e, mapaddr),
812 pci_unmap_len(e, maplen),
813 PCI_DMA_FROMDEVICE);
814 dev_kfree_skb(e->skb);
815 e->skb = NULL;
816 }
817 } while ((e = e->next) != ring->start);
818 }
819
820
821 /* Allocate buffers for receive ring
822 * For receive: to_clean is next received frame.
823 */
824 static int skge_rx_fill(struct skge_port *skge)
825 {
826 struct skge_ring *ring = &skge->rx_ring;
827 struct skge_element *e;
828
829 e = ring->start;
830 do {
831 struct sk_buff *skb;
832
833 skb = dev_alloc_skb(skge->rx_buf_size + NET_IP_ALIGN);
834 if (!skb)
835 return -ENOMEM;
836
837 skb_reserve(skb, NET_IP_ALIGN);
838 skge_rx_setup(skge, e, skb, skge->rx_buf_size);
839 } while ( (e = e->next) != ring->start);
840
841 ring->to_clean = ring->start;
842 return 0;
843 }
844
845 static void skge_link_up(struct skge_port *skge)
846 {
847 skge_write8(skge->hw, SK_REG(skge->port, LNK_LED_REG),
848 LED_BLK_OFF|LED_SYNC_OFF|LED_ON);
849
850 netif_carrier_on(skge->netdev);
851 if (skge->tx_avail > MAX_SKB_FRAGS + 1)
852 netif_wake_queue(skge->netdev);
853
854 if (netif_msg_link(skge))
855 printk(KERN_INFO PFX
856 "%s: Link is up at %d Mbps, %s duplex, flow control %s\n",
857 skge->netdev->name, skge->speed,
858 skge->duplex == DUPLEX_FULL ? "full" : "half",
859 (skge->flow_control == FLOW_MODE_NONE) ? "none" :
860 (skge->flow_control == FLOW_MODE_LOC_SEND) ? "tx only" :
861 (skge->flow_control == FLOW_MODE_REM_SEND) ? "rx only" :
862 (skge->flow_control == FLOW_MODE_SYMMETRIC) ? "tx and rx" :
863 "unknown");
864 }
865
866 static void skge_link_down(struct skge_port *skge)
867 {
868 skge_write8(skge->hw, SK_REG(skge->port, LNK_LED_REG), LED_OFF);
869 netif_carrier_off(skge->netdev);
870 netif_stop_queue(skge->netdev);
871
872 if (netif_msg_link(skge))
873 printk(KERN_INFO PFX "%s: Link is down.\n", skge->netdev->name);
874 }
875
876 static int __xm_phy_read(struct skge_hw *hw, int port, u16 reg, u16 *val)
877 {
878 int i;
879
880 xm_write16(hw, port, XM_PHY_ADDR, reg | hw->phy_addr);
881 *val = xm_read16(hw, port, XM_PHY_DATA);
882
883 for (i = 0; i < PHY_RETRIES; i++) {
884 if (xm_read16(hw, port, XM_MMU_CMD) & XM_MMU_PHY_RDY)
885 goto ready;
886 udelay(1);
887 }
888
889 return -ETIMEDOUT;
890 ready:
891 *val = xm_read16(hw, port, XM_PHY_DATA);
892
893 return 0;
894 }
895
896 static u16 xm_phy_read(struct skge_hw *hw, int port, u16 reg)
897 {
898 u16 v = 0;
899 if (__xm_phy_read(hw, port, reg, &v))
900 printk(KERN_WARNING PFX "%s: phy read timed out\n",
901 hw->dev[port]->name);
902 return v;
903 }
904
905 static int xm_phy_write(struct skge_hw *hw, int port, u16 reg, u16 val)
906 {
907 int i;
908
909 xm_write16(hw, port, XM_PHY_ADDR, reg | hw->phy_addr);
910 for (i = 0; i < PHY_RETRIES; i++) {
911 if (!(xm_read16(hw, port, XM_MMU_CMD) & XM_MMU_PHY_BUSY))
912 goto ready;
913 udelay(1);
914 }
915 return -EIO;
916
917 ready:
918 xm_write16(hw, port, XM_PHY_DATA, val);
919 for (i = 0; i < PHY_RETRIES; i++) {
920 if (!(xm_read16(hw, port, XM_MMU_CMD) & XM_MMU_PHY_BUSY))
921 return 0;
922 udelay(1);
923 }
924 return -ETIMEDOUT;
925 }
926
927 static void genesis_init(struct skge_hw *hw)
928 {
929 /* set blink source counter */
930 skge_write32(hw, B2_BSC_INI, (SK_BLK_DUR * SK_FACT_53) / 100);
931 skge_write8(hw, B2_BSC_CTRL, BSC_START);
932
933 /* configure mac arbiter */
934 skge_write16(hw, B3_MA_TO_CTRL, MA_RST_CLR);
935
936 /* configure mac arbiter timeout values */
937 skge_write8(hw, B3_MA_TOINI_RX1, SK_MAC_TO_53);
938 skge_write8(hw, B3_MA_TOINI_RX2, SK_MAC_TO_53);
939 skge_write8(hw, B3_MA_TOINI_TX1, SK_MAC_TO_53);
940 skge_write8(hw, B3_MA_TOINI_TX2, SK_MAC_TO_53);
941
942 skge_write8(hw, B3_MA_RCINI_RX1, 0);
943 skge_write8(hw, B3_MA_RCINI_RX2, 0);
944 skge_write8(hw, B3_MA_RCINI_TX1, 0);
945 skge_write8(hw, B3_MA_RCINI_TX2, 0);
946
947 /* configure packet arbiter timeout */
948 skge_write16(hw, B3_PA_CTRL, PA_RST_CLR);
949 skge_write16(hw, B3_PA_TOINI_RX1, SK_PKT_TO_MAX);
950 skge_write16(hw, B3_PA_TOINI_TX1, SK_PKT_TO_MAX);
951 skge_write16(hw, B3_PA_TOINI_RX2, SK_PKT_TO_MAX);
952 skge_write16(hw, B3_PA_TOINI_TX2, SK_PKT_TO_MAX);
953 }
954
955 static void genesis_reset(struct skge_hw *hw, int port)
956 {
957 const u8 zero[8] = { 0 };
958
959 skge_write8(hw, SK_REG(port, GMAC_IRQ_MSK), 0);
960
961 /* reset the statistics module */
962 xm_write32(hw, port, XM_GP_PORT, XM_GP_RES_STAT);
963 xm_write16(hw, port, XM_IMSK, 0xffff); /* disable XMAC IRQs */
964 xm_write32(hw, port, XM_MODE, 0); /* clear Mode Reg */
965 xm_write16(hw, port, XM_TX_CMD, 0); /* reset TX CMD Reg */
966 xm_write16(hw, port, XM_RX_CMD, 0); /* reset RX CMD Reg */
967
968 /* disable Broadcom PHY IRQ */
969 xm_write16(hw, port, PHY_BCOM_INT_MASK, 0xffff);
970
971 xm_outhash(hw, port, XM_HSM, zero);
972 }
973
974
975 /* Convert mode to MII values */
976 static const u16 phy_pause_map[] = {
977 [FLOW_MODE_NONE] = 0,
978 [FLOW_MODE_LOC_SEND] = PHY_AN_PAUSE_ASYM,
979 [FLOW_MODE_SYMMETRIC] = PHY_AN_PAUSE_CAP,
980 [FLOW_MODE_REM_SEND] = PHY_AN_PAUSE_CAP | PHY_AN_PAUSE_ASYM,
981 };
982
983
984 /* Check status of Broadcom phy link */
985 static void bcom_check_link(struct skge_hw *hw, int port)
986 {
987 struct net_device *dev = hw->dev[port];
988 struct skge_port *skge = netdev_priv(dev);
989 u16 status;
990
991 /* read twice because of latch */
992 (void) xm_phy_read(hw, port, PHY_BCOM_STAT);
993 status = xm_phy_read(hw, port, PHY_BCOM_STAT);
994
995 if ((status & PHY_ST_LSYNC) == 0) {
996 u16 cmd = xm_read16(hw, port, XM_MMU_CMD);
997 cmd &= ~(XM_MMU_ENA_RX | XM_MMU_ENA_TX);
998 xm_write16(hw, port, XM_MMU_CMD, cmd);
999 /* dummy read to ensure writing */
1000 (void) xm_read16(hw, port, XM_MMU_CMD);
1001
1002 if (netif_carrier_ok(dev))
1003 skge_link_down(skge);
1004 } else {
1005 if (skge->autoneg == AUTONEG_ENABLE &&
1006 (status & PHY_ST_AN_OVER)) {
1007 u16 lpa = xm_phy_read(hw, port, PHY_BCOM_AUNE_LP);
1008 u16 aux = xm_phy_read(hw, port, PHY_BCOM_AUX_STAT);
1009
1010 if (lpa & PHY_B_AN_RF) {
1011 printk(KERN_NOTICE PFX "%s: remote fault\n",
1012 dev->name);
1013 return;
1014 }
1015
1016 /* Check Duplex mismatch */
1017 switch (aux & PHY_B_AS_AN_RES_MSK) {
1018 case PHY_B_RES_1000FD:
1019 skge->duplex = DUPLEX_FULL;
1020 break;
1021 case PHY_B_RES_1000HD:
1022 skge->duplex = DUPLEX_HALF;
1023 break;
1024 default:
1025 printk(KERN_NOTICE PFX "%s: duplex mismatch\n",
1026 dev->name);
1027 return;
1028 }
1029
1030
1031 /* We are using IEEE 802.3z/D5.0 Table 37-4 */
1032 switch (aux & PHY_B_AS_PAUSE_MSK) {
1033 case PHY_B_AS_PAUSE_MSK:
1034 skge->flow_control = FLOW_MODE_SYMMETRIC;
1035 break;
1036 case PHY_B_AS_PRR:
1037 skge->flow_control = FLOW_MODE_REM_SEND;
1038 break;
1039 case PHY_B_AS_PRT:
1040 skge->flow_control = FLOW_MODE_LOC_SEND;
1041 break;
1042 default:
1043 skge->flow_control = FLOW_MODE_NONE;
1044 }
1045
1046 skge->speed = SPEED_1000;
1047 }
1048
1049 if (!netif_carrier_ok(dev))
1050 genesis_link_up(skge);
1051 }
1052 }
1053
1054 /* Broadcom 5400 only supports giagabit! SysKonnect did not put an additional
1055 * Phy on for 100 or 10Mbit operation
1056 */
1057 static void bcom_phy_init(struct skge_port *skge, int jumbo)
1058 {
1059 struct skge_hw *hw = skge->hw;
1060 int port = skge->port;
1061 int i;
1062 u16 id1, r, ext, ctl;
1063
1064 /* magic workaround patterns for Broadcom */
1065 static const struct {
1066 u16 reg;
1067 u16 val;
1068 } A1hack[] = {
1069 { 0x18, 0x0c20 }, { 0x17, 0x0012 }, { 0x15, 0x1104 },
1070 { 0x17, 0x0013 }, { 0x15, 0x0404 }, { 0x17, 0x8006 },
1071 { 0x15, 0x0132 }, { 0x17, 0x8006 }, { 0x15, 0x0232 },
1072 { 0x17, 0x800D }, { 0x15, 0x000F }, { 0x18, 0x0420 },
1073 }, C0hack[] = {
1074 { 0x18, 0x0c20 }, { 0x17, 0x0012 }, { 0x15, 0x1204 },
1075 { 0x17, 0x0013 }, { 0x15, 0x0A04 }, { 0x18, 0x0420 },
1076 };
1077
1078 /* read Id from external PHY (all have the same address) */
1079 id1 = xm_phy_read(hw, port, PHY_XMAC_ID1);
1080
1081 /* Optimize MDIO transfer by suppressing preamble. */
1082 r = xm_read16(hw, port, XM_MMU_CMD);
1083 r |= XM_MMU_NO_PRE;
1084 xm_write16(hw, port, XM_MMU_CMD,r);
1085
1086 switch (id1) {
1087 case PHY_BCOM_ID1_C0:
1088 /*
1089 * Workaround BCOM Errata for the C0 type.
1090 * Write magic patterns to reserved registers.
1091 */
1092 for (i = 0; i < ARRAY_SIZE(C0hack); i++)
1093 xm_phy_write(hw, port,
1094 C0hack[i].reg, C0hack[i].val);
1095
1096 break;
1097 case PHY_BCOM_ID1_A1:
1098 /*
1099 * Workaround BCOM Errata for the A1 type.
1100 * Write magic patterns to reserved registers.
1101 */
1102 for (i = 0; i < ARRAY_SIZE(A1hack); i++)
1103 xm_phy_write(hw, port,
1104 A1hack[i].reg, A1hack[i].val);
1105 break;
1106 }
1107
1108 /*
1109 * Workaround BCOM Errata (#10523) for all BCom PHYs.
1110 * Disable Power Management after reset.
1111 */
1112 r = xm_phy_read(hw, port, PHY_BCOM_AUX_CTRL);
1113 r |= PHY_B_AC_DIS_PM;
1114 xm_phy_write(hw, port, PHY_BCOM_AUX_CTRL, r);
1115
1116 /* Dummy read */
1117 xm_read16(hw, port, XM_ISRC);
1118
1119 ext = PHY_B_PEC_EN_LTR; /* enable tx led */
1120 ctl = PHY_CT_SP1000; /* always 1000mbit */
1121
1122 if (skge->autoneg == AUTONEG_ENABLE) {
1123 /*
1124 * Workaround BCOM Errata #1 for the C5 type.
1125 * 1000Base-T Link Acquisition Failure in Slave Mode
1126 * Set Repeater/DTE bit 10 of the 1000Base-T Control Register
1127 */
1128 u16 adv = PHY_B_1000C_RD;
1129 if (skge->advertising & ADVERTISED_1000baseT_Half)
1130 adv |= PHY_B_1000C_AHD;
1131 if (skge->advertising & ADVERTISED_1000baseT_Full)
1132 adv |= PHY_B_1000C_AFD;
1133 xm_phy_write(hw, port, PHY_BCOM_1000T_CTRL, adv);
1134
1135 ctl |= PHY_CT_ANE | PHY_CT_RE_CFG;
1136 } else {
1137 if (skge->duplex == DUPLEX_FULL)
1138 ctl |= PHY_CT_DUP_MD;
1139 /* Force to slave */
1140 xm_phy_write(hw, port, PHY_BCOM_1000T_CTRL, PHY_B_1000C_MSE);
1141 }
1142
1143 /* Set autonegotiation pause parameters */
1144 xm_phy_write(hw, port, PHY_BCOM_AUNE_ADV,
1145 phy_pause_map[skge->flow_control] | PHY_AN_CSMA);
1146
1147 /* Handle Jumbo frames */
1148 if (jumbo) {
1149 xm_phy_write(hw, port, PHY_BCOM_AUX_CTRL,
1150 PHY_B_AC_TX_TST | PHY_B_AC_LONG_PACK);
1151
1152 ext |= PHY_B_PEC_HIGH_LA;
1153
1154 }
1155
1156 xm_phy_write(hw, port, PHY_BCOM_P_EXT_CTRL, ext);
1157 xm_phy_write(hw, port, PHY_BCOM_CTRL, ctl);
1158
1159 /* Use link status change interrupt */
1160 xm_phy_write(hw, port, PHY_BCOM_INT_MASK, PHY_B_DEF_MSK);
1161
1162 bcom_check_link(hw, port);
1163 }
1164
1165 static void genesis_mac_init(struct skge_hw *hw, int port)
1166 {
1167 struct net_device *dev = hw->dev[port];
1168 struct skge_port *skge = netdev_priv(dev);
1169 int jumbo = hw->dev[port]->mtu > ETH_DATA_LEN;
1170 int i;
1171 u32 r;
1172 const u8 zero[6] = { 0 };
1173
1174 for (i = 0; i < 10; i++) {
1175 skge_write16(hw, SK_REG(port, TX_MFF_CTRL1),
1176 MFF_SET_MAC_RST);
1177 if (skge_read16(hw, SK_REG(port, TX_MFF_CTRL1)) & MFF_SET_MAC_RST)
1178 goto reset_ok;
1179 udelay(1);
1180 }
1181
1182 printk(KERN_WARNING PFX "%s: genesis reset failed\n", dev->name);
1183
1184 reset_ok:
1185 /* Unreset the XMAC. */
1186 skge_write16(hw, SK_REG(port, TX_MFF_CTRL1), MFF_CLR_MAC_RST);
1187
1188 /*
1189 * Perform additional initialization for external PHYs,
1190 * namely for the 1000baseTX cards that use the XMAC's
1191 * GMII mode.
1192 */
1193 /* Take external Phy out of reset */
1194 r = skge_read32(hw, B2_GP_IO);
1195 if (port == 0)
1196 r |= GP_DIR_0|GP_IO_0;
1197 else
1198 r |= GP_DIR_2|GP_IO_2;
1199
1200 skge_write32(hw, B2_GP_IO, r);
1201
1202
1203 /* Enable GMII interface */
1204 xm_write16(hw, port, XM_HW_CFG, XM_HW_GMII_MD);
1205
1206 bcom_phy_init(skge, jumbo);
1207
1208 /* Set Station Address */
1209 xm_outaddr(hw, port, XM_SA, dev->dev_addr);
1210
1211 /* We don't use match addresses so clear */
1212 for (i = 1; i < 16; i++)
1213 xm_outaddr(hw, port, XM_EXM(i), zero);
1214
1215 /* Clear MIB counters */
1216 xm_write16(hw, port, XM_STAT_CMD,
1217 XM_SC_CLR_RXC | XM_SC_CLR_TXC);
1218 /* Clear two times according to Errata #3 */
1219 xm_write16(hw, port, XM_STAT_CMD,
1220 XM_SC_CLR_RXC | XM_SC_CLR_TXC);
1221
1222 /* configure Rx High Water Mark (XM_RX_HI_WM) */
1223 xm_write16(hw, port, XM_RX_HI_WM, 1450);
1224
1225 /* We don't need the FCS appended to the packet. */
1226 r = XM_RX_LENERR_OK | XM_RX_STRIP_FCS;
1227 if (jumbo)
1228 r |= XM_RX_BIG_PK_OK;
1229
1230 if (skge->duplex == DUPLEX_HALF) {
1231 /*
1232 * If in manual half duplex mode the other side might be in
1233 * full duplex mode, so ignore if a carrier extension is not seen
1234 * on frames received
1235 */
1236 r |= XM_RX_DIS_CEXT;
1237 }
1238 xm_write16(hw, port, XM_RX_CMD, r);
1239
1240
1241 /* We want short frames padded to 60 bytes. */
1242 xm_write16(hw, port, XM_TX_CMD, XM_TX_AUTO_PAD);
1243
1244 /*
1245 * Bump up the transmit threshold. This helps hold off transmit
1246 * underruns when we're blasting traffic from both ports at once.
1247 */
1248 xm_write16(hw, port, XM_TX_THR, 512);
1249
1250 /*
1251 * Enable the reception of all error frames. This is is
1252 * a necessary evil due to the design of the XMAC. The
1253 * XMAC's receive FIFO is only 8K in size, however jumbo
1254 * frames can be up to 9000 bytes in length. When bad
1255 * frame filtering is enabled, the XMAC's RX FIFO operates
1256 * in 'store and forward' mode. For this to work, the
1257 * entire frame has to fit into the FIFO, but that means
1258 * that jumbo frames larger than 8192 bytes will be
1259 * truncated. Disabling all bad frame filtering causes
1260 * the RX FIFO to operate in streaming mode, in which
1261 * case the XMAC will start transferring frames out of the
1262 * RX FIFO as soon as the FIFO threshold is reached.
1263 */
1264 xm_write32(hw, port, XM_MODE, XM_DEF_MODE);
1265
1266
1267 /*
1268 * Initialize the Receive Counter Event Mask (XM_RX_EV_MSK)
1269 * - Enable all bits excepting 'Octets Rx OK Low CntOv'
1270 * and 'Octets Rx OK Hi Cnt Ov'.
1271 */
1272 xm_write32(hw, port, XM_RX_EV_MSK, XMR_DEF_MSK);
1273
1274 /*
1275 * Initialize the Transmit Counter Event Mask (XM_TX_EV_MSK)
1276 * - Enable all bits excepting 'Octets Tx OK Low CntOv'
1277 * and 'Octets Tx OK Hi Cnt Ov'.
1278 */
1279 xm_write32(hw, port, XM_TX_EV_MSK, XMT_DEF_MSK);
1280
1281 /* Configure MAC arbiter */
1282 skge_write16(hw, B3_MA_TO_CTRL, MA_RST_CLR);
1283
1284 /* configure timeout values */
1285 skge_write8(hw, B3_MA_TOINI_RX1, 72);
1286 skge_write8(hw, B3_MA_TOINI_RX2, 72);
1287 skge_write8(hw, B3_MA_TOINI_TX1, 72);
1288 skge_write8(hw, B3_MA_TOINI_TX2, 72);
1289
1290 skge_write8(hw, B3_MA_RCINI_RX1, 0);
1291 skge_write8(hw, B3_MA_RCINI_RX2, 0);
1292 skge_write8(hw, B3_MA_RCINI_TX1, 0);
1293 skge_write8(hw, B3_MA_RCINI_TX2, 0);
1294
1295 /* Configure Rx MAC FIFO */
1296 skge_write8(hw, SK_REG(port, RX_MFF_CTRL2), MFF_RST_CLR);
1297 skge_write16(hw, SK_REG(port, RX_MFF_CTRL1), MFF_ENA_TIM_PAT);
1298 skge_write8(hw, SK_REG(port, RX_MFF_CTRL2), MFF_ENA_OP_MD);
1299
1300 /* Configure Tx MAC FIFO */
1301 skge_write8(hw, SK_REG(port, TX_MFF_CTRL2), MFF_RST_CLR);
1302 skge_write16(hw, SK_REG(port, TX_MFF_CTRL1), MFF_TX_CTRL_DEF);
1303 skge_write8(hw, SK_REG(port, TX_MFF_CTRL2), MFF_ENA_OP_MD);
1304
1305 if (jumbo) {
1306 /* Enable frame flushing if jumbo frames used */
1307 skge_write16(hw, SK_REG(port,RX_MFF_CTRL1), MFF_ENA_FLUSH);
1308 } else {
1309 /* enable timeout timers if normal frames */
1310 skge_write16(hw, B3_PA_CTRL,
1311 (port == 0) ? PA_ENA_TO_TX1 : PA_ENA_TO_TX2);
1312 }
1313 }
1314
1315 static void genesis_stop(struct skge_port *skge)
1316 {
1317 struct skge_hw *hw = skge->hw;
1318 int port = skge->port;
1319 u32 reg;
1320
1321 genesis_reset(hw, port);
1322
1323 /* Clear Tx packet arbiter timeout IRQ */
1324 skge_write16(hw, B3_PA_CTRL,
1325 port == 0 ? PA_CLR_TO_TX1 : PA_CLR_TO_TX2);
1326
1327 /*
1328 * If the transfer sticks at the MAC the STOP command will not
1329 * terminate if we don't flush the XMAC's transmit FIFO !
1330 */
1331 xm_write32(hw, port, XM_MODE,
1332 xm_read32(hw, port, XM_MODE)|XM_MD_FTF);
1333
1334
1335 /* Reset the MAC */
1336 skge_write16(hw, SK_REG(port, TX_MFF_CTRL1), MFF_SET_MAC_RST);
1337
1338 /* For external PHYs there must be special handling */
1339 reg = skge_read32(hw, B2_GP_IO);
1340 if (port == 0) {
1341 reg |= GP_DIR_0;
1342 reg &= ~GP_IO_0;
1343 } else {
1344 reg |= GP_DIR_2;
1345 reg &= ~GP_IO_2;
1346 }
1347 skge_write32(hw, B2_GP_IO, reg);
1348 skge_read32(hw, B2_GP_IO);
1349
1350 xm_write16(hw, port, XM_MMU_CMD,
1351 xm_read16(hw, port, XM_MMU_CMD)
1352 & ~(XM_MMU_ENA_RX | XM_MMU_ENA_TX));
1353
1354 xm_read16(hw, port, XM_MMU_CMD);
1355 }
1356
1357
1358 static void genesis_get_stats(struct skge_port *skge, u64 *data)
1359 {
1360 struct skge_hw *hw = skge->hw;
1361 int port = skge->port;
1362 int i;
1363 unsigned long timeout = jiffies + HZ;
1364
1365 xm_write16(hw, port,
1366 XM_STAT_CMD, XM_SC_SNP_TXC | XM_SC_SNP_RXC);
1367
1368 /* wait for update to complete */
1369 while (xm_read16(hw, port, XM_STAT_CMD)
1370 & (XM_SC_SNP_TXC | XM_SC_SNP_RXC)) {
1371 if (time_after(jiffies, timeout))
1372 break;
1373 udelay(10);
1374 }
1375
1376 /* special case for 64 bit octet counter */
1377 data[0] = (u64) xm_read32(hw, port, XM_TXO_OK_HI) << 32
1378 | xm_read32(hw, port, XM_TXO_OK_LO);
1379 data[1] = (u64) xm_read32(hw, port, XM_RXO_OK_HI) << 32
1380 | xm_read32(hw, port, XM_RXO_OK_LO);
1381
1382 for (i = 2; i < ARRAY_SIZE(skge_stats); i++)
1383 data[i] = xm_read32(hw, port, skge_stats[i].xmac_offset);
1384 }
1385
1386 static void genesis_mac_intr(struct skge_hw *hw, int port)
1387 {
1388 struct skge_port *skge = netdev_priv(hw->dev[port]);
1389 u16 status = xm_read16(hw, port, XM_ISRC);
1390
1391 if (netif_msg_intr(skge))
1392 printk(KERN_DEBUG PFX "%s: mac interrupt status 0x%x\n",
1393 skge->netdev->name, status);
1394
1395 if (status & XM_IS_TXF_UR) {
1396 xm_write32(hw, port, XM_MODE, XM_MD_FTF);
1397 ++skge->net_stats.tx_fifo_errors;
1398 }
1399 if (status & XM_IS_RXF_OV) {
1400 xm_write32(hw, port, XM_MODE, XM_MD_FRF);
1401 ++skge->net_stats.rx_fifo_errors;
1402 }
1403 }
1404
1405 static void genesis_link_up(struct skge_port *skge)
1406 {
1407 struct skge_hw *hw = skge->hw;
1408 int port = skge->port;
1409 u16 cmd;
1410 u32 mode, msk;
1411
1412 cmd = xm_read16(hw, port, XM_MMU_CMD);
1413
1414 /*
1415 * enabling pause frame reception is required for 1000BT
1416 * because the XMAC is not reset if the link is going down
1417 */
1418 if (skge->flow_control == FLOW_MODE_NONE ||
1419 skge->flow_control == FLOW_MODE_LOC_SEND)
1420 /* Disable Pause Frame Reception */
1421 cmd |= XM_MMU_IGN_PF;
1422 else
1423 /* Enable Pause Frame Reception */
1424 cmd &= ~XM_MMU_IGN_PF;
1425
1426 xm_write16(hw, port, XM_MMU_CMD, cmd);
1427
1428 mode = xm_read32(hw, port, XM_MODE);
1429 if (skge->flow_control == FLOW_MODE_SYMMETRIC ||
1430 skge->flow_control == FLOW_MODE_LOC_SEND) {
1431 /*
1432 * Configure Pause Frame Generation
1433 * Use internal and external Pause Frame Generation.
1434 * Sending pause frames is edge triggered.
1435 * Send a Pause frame with the maximum pause time if
1436 * internal oder external FIFO full condition occurs.
1437 * Send a zero pause time frame to re-start transmission.
1438 */
1439 /* XM_PAUSE_DA = '010000C28001' (default) */
1440 /* XM_MAC_PTIME = 0xffff (maximum) */
1441 /* remember this value is defined in big endian (!) */
1442 xm_write16(hw, port, XM_MAC_PTIME, 0xffff);
1443
1444 mode |= XM_PAUSE_MODE;
1445 skge_write16(hw, SK_REG(port, RX_MFF_CTRL1), MFF_ENA_PAUSE);
1446 } else {
1447 /*
1448 * disable pause frame generation is required for 1000BT
1449 * because the XMAC is not reset if the link is going down
1450 */
1451 /* Disable Pause Mode in Mode Register */
1452 mode &= ~XM_PAUSE_MODE;
1453
1454 skge_write16(hw, SK_REG(port, RX_MFF_CTRL1), MFF_DIS_PAUSE);
1455 }
1456
1457 xm_write32(hw, port, XM_MODE, mode);
1458
1459 msk = XM_DEF_MSK;
1460 /* disable GP0 interrupt bit for external Phy */
1461 msk |= XM_IS_INP_ASS;
1462
1463 xm_write16(hw, port, XM_IMSK, msk);
1464 xm_read16(hw, port, XM_ISRC);
1465
1466 /* get MMU Command Reg. */
1467 cmd = xm_read16(hw, port, XM_MMU_CMD);
1468 if (skge->duplex == DUPLEX_FULL)
1469 cmd |= XM_MMU_GMII_FD;
1470
1471 /*
1472 * Workaround BCOM Errata (#10523) for all BCom Phys
1473 * Enable Power Management after link up
1474 */
1475 xm_phy_write(hw, port, PHY_BCOM_AUX_CTRL,
1476 xm_phy_read(hw, port, PHY_BCOM_AUX_CTRL)
1477 & ~PHY_B_AC_DIS_PM);
1478 xm_phy_write(hw, port, PHY_BCOM_INT_MASK, PHY_B_DEF_MSK);
1479
1480 /* enable Rx/Tx */
1481 xm_write16(hw, port, XM_MMU_CMD,
1482 cmd | XM_MMU_ENA_RX | XM_MMU_ENA_TX);
1483 skge_link_up(skge);
1484 }
1485
1486
1487 static inline void bcom_phy_intr(struct skge_port *skge)
1488 {
1489 struct skge_hw *hw = skge->hw;
1490 int port = skge->port;
1491 u16 isrc;
1492
1493 isrc = xm_phy_read(hw, port, PHY_BCOM_INT_STAT);
1494 if (netif_msg_intr(skge))
1495 printk(KERN_DEBUG PFX "%s: phy interrupt status 0x%x\n",
1496 skge->netdev->name, isrc);
1497
1498 if (isrc & PHY_B_IS_PSE)
1499 printk(KERN_ERR PFX "%s: uncorrectable pair swap error\n",
1500 hw->dev[port]->name);
1501
1502 /* Workaround BCom Errata:
1503 * enable and disable loopback mode if "NO HCD" occurs.
1504 */
1505 if (isrc & PHY_B_IS_NO_HDCL) {
1506 u16 ctrl = xm_phy_read(hw, port, PHY_BCOM_CTRL);
1507 xm_phy_write(hw, port, PHY_BCOM_CTRL,
1508 ctrl | PHY_CT_LOOP);
1509 xm_phy_write(hw, port, PHY_BCOM_CTRL,
1510 ctrl & ~PHY_CT_LOOP);
1511 }
1512
1513 if (isrc & (PHY_B_IS_AN_PR | PHY_B_IS_LST_CHANGE))
1514 bcom_check_link(hw, port);
1515
1516 }
1517
1518 static int gm_phy_write(struct skge_hw *hw, int port, u16 reg, u16 val)
1519 {
1520 int i;
1521
1522 gma_write16(hw, port, GM_SMI_DATA, val);
1523 gma_write16(hw, port, GM_SMI_CTRL,
1524 GM_SMI_CT_PHY_AD(hw->phy_addr) | GM_SMI_CT_REG_AD(reg));
1525 for (i = 0; i < PHY_RETRIES; i++) {
1526 udelay(1);
1527
1528 if (!(gma_read16(hw, port, GM_SMI_CTRL) & GM_SMI_CT_BUSY))
1529 return 0;
1530 }
1531
1532 printk(KERN_WARNING PFX "%s: phy write timeout\n",
1533 hw->dev[port]->name);
1534 return -EIO;
1535 }
1536
1537 static int __gm_phy_read(struct skge_hw *hw, int port, u16 reg, u16 *val)
1538 {
1539 int i;
1540
1541 gma_write16(hw, port, GM_SMI_CTRL,
1542 GM_SMI_CT_PHY_AD(hw->phy_addr)
1543 | GM_SMI_CT_REG_AD(reg) | GM_SMI_CT_OP_RD);
1544
1545 for (i = 0; i < PHY_RETRIES; i++) {
1546 udelay(1);
1547 if (gma_read16(hw, port, GM_SMI_CTRL) & GM_SMI_CT_RD_VAL)
1548 goto ready;
1549 }
1550
1551 return -ETIMEDOUT;
1552 ready:
1553 *val = gma_read16(hw, port, GM_SMI_DATA);
1554 return 0;
1555 }
1556
1557 static u16 gm_phy_read(struct skge_hw *hw, int port, u16 reg)
1558 {
1559 u16 v = 0;
1560 if (__gm_phy_read(hw, port, reg, &v))
1561 printk(KERN_WARNING PFX "%s: phy read timeout\n",
1562 hw->dev[port]->name);
1563 return v;
1564 }
1565
1566 /* Marvell Phy Initialization */
1567 static void yukon_init(struct skge_hw *hw, int port)
1568 {
1569 struct skge_port *skge = netdev_priv(hw->dev[port]);
1570 u16 ctrl, ct1000, adv;
1571
1572 if (skge->autoneg == AUTONEG_ENABLE) {
1573 u16 ectrl = gm_phy_read(hw, port, PHY_MARV_EXT_CTRL);
1574
1575 ectrl &= ~(PHY_M_EC_M_DSC_MSK | PHY_M_EC_S_DSC_MSK |
1576 PHY_M_EC_MAC_S_MSK);
1577 ectrl |= PHY_M_EC_MAC_S(MAC_TX_CLK_25_MHZ);
1578
1579 ectrl |= PHY_M_EC_M_DSC(0) | PHY_M_EC_S_DSC(1);
1580
1581 gm_phy_write(hw, port, PHY_MARV_EXT_CTRL, ectrl);
1582 }
1583
1584 ctrl = gm_phy_read(hw, port, PHY_MARV_CTRL);
1585 if (skge->autoneg == AUTONEG_DISABLE)
1586 ctrl &= ~PHY_CT_ANE;
1587
1588 ctrl |= PHY_CT_RESET;
1589 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
1590
1591 ctrl = 0;
1592 ct1000 = 0;
1593 adv = PHY_AN_CSMA;
1594
1595 if (skge->autoneg == AUTONEG_ENABLE) {
1596 if (hw->copper) {
1597 if (skge->advertising & ADVERTISED_1000baseT_Full)
1598 ct1000 |= PHY_M_1000C_AFD;
1599 if (skge->advertising & ADVERTISED_1000baseT_Half)
1600 ct1000 |= PHY_M_1000C_AHD;
1601 if (skge->advertising & ADVERTISED_100baseT_Full)
1602 adv |= PHY_M_AN_100_FD;
1603 if (skge->advertising & ADVERTISED_100baseT_Half)
1604 adv |= PHY_M_AN_100_HD;
1605 if (skge->advertising & ADVERTISED_10baseT_Full)
1606 adv |= PHY_M_AN_10_FD;
1607 if (skge->advertising & ADVERTISED_10baseT_Half)
1608 adv |= PHY_M_AN_10_HD;
1609 } else /* special defines for FIBER (88E1011S only) */
1610 adv |= PHY_M_AN_1000X_AHD | PHY_M_AN_1000X_AFD;
1611
1612 /* Set Flow-control capabilities */
1613 adv |= phy_pause_map[skge->flow_control];
1614
1615 /* Restart Auto-negotiation */
1616 ctrl |= PHY_CT_ANE | PHY_CT_RE_CFG;
1617 } else {
1618 /* forced speed/duplex settings */
1619 ct1000 = PHY_M_1000C_MSE;
1620
1621 if (skge->duplex == DUPLEX_FULL)
1622 ctrl |= PHY_CT_DUP_MD;
1623
1624 switch (skge->speed) {
1625 case SPEED_1000:
1626 ctrl |= PHY_CT_SP1000;
1627 break;
1628 case SPEED_100:
1629 ctrl |= PHY_CT_SP100;
1630 break;
1631 }
1632
1633 ctrl |= PHY_CT_RESET;
1634 }
1635
1636 gm_phy_write(hw, port, PHY_MARV_1000T_CTRL, ct1000);
1637
1638 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV, adv);
1639 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
1640
1641 /* Enable phy interrupt on autonegotiation complete (or link up) */
1642 if (skge->autoneg == AUTONEG_ENABLE)
1643 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_AN_MSK);
1644 else
1645 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_DEF_MSK);
1646 }
1647
1648 static void yukon_reset(struct skge_hw *hw, int port)
1649 {
1650 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);/* disable PHY IRQs */
1651 gma_write16(hw, port, GM_MC_ADDR_H1, 0); /* clear MC hash */
1652 gma_write16(hw, port, GM_MC_ADDR_H2, 0);
1653 gma_write16(hw, port, GM_MC_ADDR_H3, 0);
1654 gma_write16(hw, port, GM_MC_ADDR_H4, 0);
1655
1656 gma_write16(hw, port, GM_RX_CTRL,
1657 gma_read16(hw, port, GM_RX_CTRL)
1658 | GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA);
1659 }
1660
1661 /* Apparently, early versions of Yukon-Lite had wrong chip_id? */
1662 static int is_yukon_lite_a0(struct skge_hw *hw)
1663 {
1664 u32 reg;
1665 int ret;
1666
1667 if (hw->chip_id != CHIP_ID_YUKON)
1668 return 0;
1669
1670 reg = skge_read32(hw, B2_FAR);
1671 skge_write8(hw, B2_FAR + 3, 0xff);
1672 ret = (skge_read8(hw, B2_FAR + 3) != 0);
1673 skge_write32(hw, B2_FAR, reg);
1674 return ret;
1675 }
1676
1677 static void yukon_mac_init(struct skge_hw *hw, int port)
1678 {
1679 struct skge_port *skge = netdev_priv(hw->dev[port]);
1680 int i;
1681 u32 reg;
1682 const u8 *addr = hw->dev[port]->dev_addr;
1683
1684 /* WA code for COMA mode -- set PHY reset */
1685 if (hw->chip_id == CHIP_ID_YUKON_LITE &&
1686 hw->chip_rev >= CHIP_REV_YU_LITE_A3) {
1687 reg = skge_read32(hw, B2_GP_IO);
1688 reg |= GP_DIR_9 | GP_IO_9;
1689 skge_write32(hw, B2_GP_IO, reg);
1690 }
1691
1692 /* hard reset */
1693 skge_write32(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
1694 skge_write32(hw, SK_REG(port, GMAC_CTRL), GMC_RST_SET);
1695
1696 /* WA code for COMA mode -- clear PHY reset */
1697 if (hw->chip_id == CHIP_ID_YUKON_LITE &&
1698 hw->chip_rev >= CHIP_REV_YU_LITE_A3) {
1699 reg = skge_read32(hw, B2_GP_IO);
1700 reg |= GP_DIR_9;
1701 reg &= ~GP_IO_9;
1702 skge_write32(hw, B2_GP_IO, reg);
1703 }
1704
1705 /* Set hardware config mode */
1706 reg = GPC_INT_POL_HI | GPC_DIS_FC | GPC_DIS_SLEEP |
1707 GPC_ENA_XC | GPC_ANEG_ADV_ALL_M | GPC_ENA_PAUSE;
1708 reg |= hw->copper ? GPC_HWCFG_GMII_COP : GPC_HWCFG_GMII_FIB;
1709
1710 /* Clear GMC reset */
1711 skge_write32(hw, SK_REG(port, GPHY_CTRL), reg | GPC_RST_SET);
1712 skge_write32(hw, SK_REG(port, GPHY_CTRL), reg | GPC_RST_CLR);
1713 skge_write32(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON | GMC_RST_CLR);
1714
1715 if (skge->autoneg == AUTONEG_DISABLE) {
1716 reg = GM_GPCR_AU_ALL_DIS;
1717 gma_write16(hw, port, GM_GP_CTRL,
1718 gma_read16(hw, port, GM_GP_CTRL) | reg);
1719
1720 switch (skge->speed) {
1721 case SPEED_1000:
1722 reg &= ~GM_GPCR_SPEED_100;
1723 reg |= GM_GPCR_SPEED_1000;
1724 break;
1725 case SPEED_100:
1726 reg &= ~GM_GPCR_SPEED_1000;
1727 reg |= GM_GPCR_SPEED_100;
1728 break;
1729 case SPEED_10:
1730 reg &= ~(GM_GPCR_SPEED_1000 | GM_GPCR_SPEED_100);
1731 break;
1732 }
1733
1734 if (skge->duplex == DUPLEX_FULL)
1735 reg |= GM_GPCR_DUP_FULL;
1736 } else
1737 reg = GM_GPCR_SPEED_1000 | GM_GPCR_SPEED_100 | GM_GPCR_DUP_FULL;
1738
1739 switch (skge->flow_control) {
1740 case FLOW_MODE_NONE:
1741 skge_write32(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
1742 reg |= GM_GPCR_FC_TX_DIS | GM_GPCR_FC_RX_DIS | GM_GPCR_AU_FCT_DIS;
1743 break;
1744 case FLOW_MODE_LOC_SEND:
1745 /* disable Rx flow-control */
1746 reg |= GM_GPCR_FC_RX_DIS | GM_GPCR_AU_FCT_DIS;
1747 }
1748
1749 gma_write16(hw, port, GM_GP_CTRL, reg);
1750 skge_read16(hw, SK_REG(port, GMAC_IRQ_SRC));
1751
1752 yukon_init(hw, port);
1753
1754 /* MIB clear */
1755 reg = gma_read16(hw, port, GM_PHY_ADDR);
1756 gma_write16(hw, port, GM_PHY_ADDR, reg | GM_PAR_MIB_CLR);
1757
1758 for (i = 0; i < GM_MIB_CNT_SIZE; i++)
1759 gma_read16(hw, port, GM_MIB_CNT_BASE + 8*i);
1760 gma_write16(hw, port, GM_PHY_ADDR, reg);
1761
1762 /* transmit control */
1763 gma_write16(hw, port, GM_TX_CTRL, TX_COL_THR(TX_COL_DEF));
1764
1765 /* receive control reg: unicast + multicast + no FCS */
1766 gma_write16(hw, port, GM_RX_CTRL,
1767 GM_RXCR_UCF_ENA | GM_RXCR_CRC_DIS | GM_RXCR_MCF_ENA);
1768
1769 /* transmit flow control */
1770 gma_write16(hw, port, GM_TX_FLOW_CTRL, 0xffff);
1771
1772 /* transmit parameter */
1773 gma_write16(hw, port, GM_TX_PARAM,
1774 TX_JAM_LEN_VAL(TX_JAM_LEN_DEF) |
1775 TX_JAM_IPG_VAL(TX_JAM_IPG_DEF) |
1776 TX_IPG_JAM_DATA(TX_IPG_JAM_DEF));
1777
1778 /* serial mode register */
1779 reg = GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
1780 if (hw->dev[port]->mtu > 1500)
1781 reg |= GM_SMOD_JUMBO_ENA;
1782
1783 gma_write16(hw, port, GM_SERIAL_MODE, reg);
1784
1785 /* physical address: used for pause frames */
1786 gma_set_addr(hw, port, GM_SRC_ADDR_1L, addr);
1787 /* virtual address for data */
1788 gma_set_addr(hw, port, GM_SRC_ADDR_2L, addr);
1789
1790 /* enable interrupt mask for counter overflows */
1791 gma_write16(hw, port, GM_TX_IRQ_MSK, 0);
1792 gma_write16(hw, port, GM_RX_IRQ_MSK, 0);
1793 gma_write16(hw, port, GM_TR_IRQ_MSK, 0);
1794
1795 /* Initialize Mac Fifo */
1796
1797 /* Configure Rx MAC FIFO */
1798 skge_write16(hw, SK_REG(port, RX_GMF_FL_MSK), RX_FF_FL_DEF_MSK);
1799 reg = GMF_OPER_ON | GMF_RX_F_FL_ON;
1800
1801 /* disable Rx GMAC FIFO Flush for YUKON-Lite Rev. A0 only */
1802 if (is_yukon_lite_a0(hw))
1803 reg &= ~GMF_RX_F_FL_ON;
1804
1805 skge_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_CLR);
1806 skge_write16(hw, SK_REG(port, RX_GMF_CTRL_T), reg);
1807 /*
1808 * because Pause Packet Truncation in GMAC is not working
1809 * we have to increase the Flush Threshold to 64 bytes
1810 * in order to flush pause packets in Rx FIFO on Yukon-1
1811 */
1812 skge_write16(hw, SK_REG(port, RX_GMF_FL_THR), RX_GMF_FL_THR_DEF+1);
1813
1814 /* Configure Tx MAC FIFO */
1815 skge_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_CLR);
1816 skge_write16(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_OPER_ON);
1817 }
1818
1819 /* Go into power down mode */
1820 static void yukon_suspend(struct skge_hw *hw, int port)
1821 {
1822 u16 ctrl;
1823
1824 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
1825 ctrl |= PHY_M_PC_POL_R_DIS;
1826 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
1827
1828 ctrl = gm_phy_read(hw, port, PHY_MARV_CTRL);
1829 ctrl |= PHY_CT_RESET;
1830 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
1831
1832 /* switch IEEE compatible power down mode on */
1833 ctrl = gm_phy_read(hw, port, PHY_MARV_CTRL);
1834 ctrl |= PHY_CT_PDOWN;
1835 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
1836 }
1837
1838 static void yukon_stop(struct skge_port *skge)
1839 {
1840 struct skge_hw *hw = skge->hw;
1841 int port = skge->port;
1842
1843 skge_write8(hw, SK_REG(port, GMAC_IRQ_MSK), 0);
1844 yukon_reset(hw, port);
1845
1846 gma_write16(hw, port, GM_GP_CTRL,
1847 gma_read16(hw, port, GM_GP_CTRL)
1848 & ~(GM_GPCR_TX_ENA|GM_GPCR_RX_ENA));
1849 gma_read16(hw, port, GM_GP_CTRL);
1850
1851 yukon_suspend(hw, port);
1852
1853 /* set GPHY Control reset */
1854 skge_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
1855 skge_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_SET);
1856 }
1857
1858 static void yukon_get_stats(struct skge_port *skge, u64 *data)
1859 {
1860 struct skge_hw *hw = skge->hw;
1861 int port = skge->port;
1862 int i;
1863
1864 data[0] = (u64) gma_read32(hw, port, GM_TXO_OK_HI) << 32
1865 | gma_read32(hw, port, GM_TXO_OK_LO);
1866 data[1] = (u64) gma_read32(hw, port, GM_RXO_OK_HI) << 32
1867 | gma_read32(hw, port, GM_RXO_OK_LO);
1868
1869 for (i = 2; i < ARRAY_SIZE(skge_stats); i++)
1870 data[i] = gma_read32(hw, port,
1871 skge_stats[i].gma_offset);
1872 }
1873
1874 static void yukon_mac_intr(struct skge_hw *hw, int port)
1875 {
1876 struct net_device *dev = hw->dev[port];
1877 struct skge_port *skge = netdev_priv(dev);
1878 u8 status = skge_read8(hw, SK_REG(port, GMAC_IRQ_SRC));
1879
1880 if (netif_msg_intr(skge))
1881 printk(KERN_DEBUG PFX "%s: mac interrupt status 0x%x\n",
1882 dev->name, status);
1883
1884 if (status & GM_IS_RX_FF_OR) {
1885 ++skge->net_stats.rx_fifo_errors;
1886 skge_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_CLI_RX_FO);
1887 }
1888
1889 if (status & GM_IS_TX_FF_UR) {
1890 ++skge->net_stats.tx_fifo_errors;
1891 skge_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_FU);
1892 }
1893
1894 }
1895
1896 static u16 yukon_speed(const struct skge_hw *hw, u16 aux)
1897 {
1898 switch (aux & PHY_M_PS_SPEED_MSK) {
1899 case PHY_M_PS_SPEED_1000:
1900 return SPEED_1000;
1901 case PHY_M_PS_SPEED_100:
1902 return SPEED_100;
1903 default:
1904 return SPEED_10;
1905 }
1906 }
1907
1908 static void yukon_link_up(struct skge_port *skge)
1909 {
1910 struct skge_hw *hw = skge->hw;
1911 int port = skge->port;
1912 u16 reg;
1913
1914 /* Enable Transmit FIFO Underrun */
1915 skge_write8(hw, SK_REG(port, GMAC_IRQ_MSK), GMAC_DEF_MSK);
1916
1917 reg = gma_read16(hw, port, GM_GP_CTRL);
1918 if (skge->duplex == DUPLEX_FULL || skge->autoneg == AUTONEG_ENABLE)
1919 reg |= GM_GPCR_DUP_FULL;
1920
1921 /* enable Rx/Tx */
1922 reg |= GM_GPCR_RX_ENA | GM_GPCR_TX_ENA;
1923 gma_write16(hw, port, GM_GP_CTRL, reg);
1924
1925 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_DEF_MSK);
1926 skge_link_up(skge);
1927 }
1928
1929 static void yukon_link_down(struct skge_port *skge)
1930 {
1931 struct skge_hw *hw = skge->hw;
1932 int port = skge->port;
1933 u16 ctrl;
1934
1935 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);
1936
1937 ctrl = gma_read16(hw, port, GM_GP_CTRL);
1938 ctrl &= ~(GM_GPCR_RX_ENA | GM_GPCR_TX_ENA);
1939 gma_write16(hw, port, GM_GP_CTRL, ctrl);
1940
1941 if (skge->flow_control == FLOW_MODE_REM_SEND) {
1942 /* restore Asymmetric Pause bit */
1943 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV,
1944 gm_phy_read(hw, port,
1945 PHY_MARV_AUNE_ADV)
1946 | PHY_M_AN_ASP);
1947
1948 }
1949
1950 yukon_reset(hw, port);
1951 skge_link_down(skge);
1952
1953 yukon_init(hw, port);
1954 }
1955
1956 static void yukon_phy_intr(struct skge_port *skge)
1957 {
1958 struct skge_hw *hw = skge->hw;
1959 int port = skge->port;
1960 const char *reason = NULL;
1961 u16 istatus, phystat;
1962
1963 istatus = gm_phy_read(hw, port, PHY_MARV_INT_STAT);
1964 phystat = gm_phy_read(hw, port, PHY_MARV_PHY_STAT);
1965
1966 if (netif_msg_intr(skge))
1967 printk(KERN_DEBUG PFX "%s: phy interrupt status 0x%x 0x%x\n",
1968 skge->netdev->name, istatus, phystat);
1969
1970 if (istatus & PHY_M_IS_AN_COMPL) {
1971 if (gm_phy_read(hw, port, PHY_MARV_AUNE_LP)
1972 & PHY_M_AN_RF) {
1973 reason = "remote fault";
1974 goto failed;
1975 }
1976
1977 if (gm_phy_read(hw, port, PHY_MARV_1000T_STAT) & PHY_B_1000S_MSF) {
1978 reason = "master/slave fault";
1979 goto failed;
1980 }
1981
1982 if (!(phystat & PHY_M_PS_SPDUP_RES)) {
1983 reason = "speed/duplex";
1984 goto failed;
1985 }
1986
1987 skge->duplex = (phystat & PHY_M_PS_FULL_DUP)
1988 ? DUPLEX_FULL : DUPLEX_HALF;
1989 skge->speed = yukon_speed(hw, phystat);
1990
1991 /* We are using IEEE 802.3z/D5.0 Table 37-4 */
1992 switch (phystat & PHY_M_PS_PAUSE_MSK) {
1993 case PHY_M_PS_PAUSE_MSK:
1994 skge->flow_control = FLOW_MODE_SYMMETRIC;
1995 break;
1996 case PHY_M_PS_RX_P_EN:
1997 skge->flow_control = FLOW_MODE_REM_SEND;
1998 break;
1999 case PHY_M_PS_TX_P_EN:
2000 skge->flow_control = FLOW_MODE_LOC_SEND;
2001 break;
2002 default:
2003 skge->flow_control = FLOW_MODE_NONE;
2004 }
2005
2006 if (skge->flow_control == FLOW_MODE_NONE ||
2007 (skge->speed < SPEED_1000 && skge->duplex == DUPLEX_HALF))
2008 skge_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
2009 else
2010 skge_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
2011 yukon_link_up(skge);
2012 return;
2013 }
2014
2015 if (istatus & PHY_M_IS_LSP_CHANGE)
2016 skge->speed = yukon_speed(hw, phystat);
2017
2018 if (istatus & PHY_M_IS_DUP_CHANGE)
2019 skge->duplex = (phystat & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
2020 if (istatus & PHY_M_IS_LST_CHANGE) {
2021 if (phystat & PHY_M_PS_LINK_UP)
2022 yukon_link_up(skge);
2023 else
2024 yukon_link_down(skge);
2025 }
2026 return;
2027 failed:
2028 printk(KERN_ERR PFX "%s: autonegotiation failed (%s)\n",
2029 skge->netdev->name, reason);
2030
2031 /* XXX restart autonegotiation? */
2032 }
2033
2034 static void skge_phy_reset(struct skge_port *skge)
2035 {
2036 struct skge_hw *hw = skge->hw;
2037 int port = skge->port;
2038
2039 netif_stop_queue(skge->netdev);
2040 netif_carrier_off(skge->netdev);
2041
2042 spin_lock_bh(&hw->phy_lock);
2043 if (hw->chip_id == CHIP_ID_GENESIS) {
2044 genesis_reset(hw, port);
2045 genesis_mac_init(hw, port);
2046 } else {
2047 yukon_reset(hw, port);
2048 yukon_init(hw, port);
2049 }
2050 spin_unlock_bh(&hw->phy_lock);
2051 }
2052
2053 /* Basic MII support */
2054 static int skge_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
2055 {
2056 struct mii_ioctl_data *data = if_mii(ifr);
2057 struct skge_port *skge = netdev_priv(dev);
2058 struct skge_hw *hw = skge->hw;
2059 int err = -EOPNOTSUPP;
2060
2061 if (!netif_running(dev))
2062 return -ENODEV; /* Phy still in reset */
2063
2064 switch(cmd) {
2065 case SIOCGMIIPHY:
2066 data->phy_id = hw->phy_addr;
2067
2068 /* fallthru */
2069 case SIOCGMIIREG: {
2070 u16 val = 0;
2071 spin_lock_bh(&hw->phy_lock);
2072 if (hw->chip_id == CHIP_ID_GENESIS)
2073 err = __xm_phy_read(hw, skge->port, data->reg_num & 0x1f, &val);
2074 else
2075 err = __gm_phy_read(hw, skge->port, data->reg_num & 0x1f, &val);
2076 spin_unlock_bh(&hw->phy_lock);
2077 data->val_out = val;
2078 break;
2079 }
2080
2081 case SIOCSMIIREG:
2082 if (!capable(CAP_NET_ADMIN))
2083 return -EPERM;
2084
2085 spin_lock_bh(&hw->phy_lock);
2086 if (hw->chip_id == CHIP_ID_GENESIS)
2087 err = xm_phy_write(hw, skge->port, data->reg_num & 0x1f,
2088 data->val_in);
2089 else
2090 err = gm_phy_write(hw, skge->port, data->reg_num & 0x1f,
2091 data->val_in);
2092 spin_unlock_bh(&hw->phy_lock);
2093 break;
2094 }
2095 return err;
2096 }
2097
2098 static void skge_ramset(struct skge_hw *hw, u16 q, u32 start, size_t len)
2099 {
2100 u32 end;
2101
2102 start /= 8;
2103 len /= 8;
2104 end = start + len - 1;
2105
2106 skge_write8(hw, RB_ADDR(q, RB_CTRL), RB_RST_CLR);
2107 skge_write32(hw, RB_ADDR(q, RB_START), start);
2108 skge_write32(hw, RB_ADDR(q, RB_WP), start);
2109 skge_write32(hw, RB_ADDR(q, RB_RP), start);
2110 skge_write32(hw, RB_ADDR(q, RB_END), end);
2111
2112 if (q == Q_R1 || q == Q_R2) {
2113 /* Set thresholds on receive queue's */
2114 skge_write32(hw, RB_ADDR(q, RB_RX_UTPP),
2115 start + (2*len)/3);
2116 skge_write32(hw, RB_ADDR(q, RB_RX_LTPP),
2117 start + (len/3));
2118 } else {
2119 /* Enable store & forward on Tx queue's because
2120 * Tx FIFO is only 4K on Genesis and 1K on Yukon
2121 */
2122 skge_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_STFWD);
2123 }
2124
2125 skge_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_OP_MD);
2126 }
2127
2128 /* Setup Bus Memory Interface */
2129 static void skge_qset(struct skge_port *skge, u16 q,
2130 const struct skge_element *e)
2131 {
2132 struct skge_hw *hw = skge->hw;
2133 u32 watermark = 0x600;
2134 u64 base = skge->dma + (e->desc - skge->mem);
2135
2136 /* optimization to reduce window on 32bit/33mhz */
2137 if ((skge_read16(hw, B0_CTST) & (CS_BUS_CLOCK | CS_BUS_SLOT_SZ)) == 0)
2138 watermark /= 2;
2139
2140 skge_write32(hw, Q_ADDR(q, Q_CSR), CSR_CLR_RESET);
2141 skge_write32(hw, Q_ADDR(q, Q_F), watermark);
2142 skge_write32(hw, Q_ADDR(q, Q_DA_H), (u32)(base >> 32));
2143 skge_write32(hw, Q_ADDR(q, Q_DA_L), (u32)base);
2144 }
2145
2146 static int skge_up(struct net_device *dev)
2147 {
2148 struct skge_port *skge = netdev_priv(dev);
2149 struct skge_hw *hw = skge->hw;
2150 int port = skge->port;
2151 u32 chunk, ram_addr;
2152 size_t rx_size, tx_size;
2153 int err;
2154
2155 if (netif_msg_ifup(skge))
2156 printk(KERN_INFO PFX "%s: enabling interface\n", dev->name);
2157
2158 if (dev->mtu > RX_BUF_SIZE)
2159 skge->rx_buf_size = dev->mtu + ETH_HLEN + NET_IP_ALIGN;
2160 else
2161 skge->rx_buf_size = RX_BUF_SIZE;
2162
2163
2164 rx_size = skge->rx_ring.count * sizeof(struct skge_rx_desc);
2165 tx_size = skge->tx_ring.count * sizeof(struct skge_tx_desc);
2166 skge->mem_size = tx_size + rx_size;
2167 skge->mem = pci_alloc_consistent(hw->pdev, skge->mem_size, &skge->dma);
2168 if (!skge->mem)
2169 return -ENOMEM;
2170
2171 memset(skge->mem, 0, skge->mem_size);
2172
2173 if ((err = skge_ring_alloc(&skge->rx_ring, skge->mem, skge->dma)))
2174 goto free_pci_mem;
2175
2176 err = skge_rx_fill(skge);
2177 if (err)
2178 goto free_rx_ring;
2179
2180 if ((err = skge_ring_alloc(&skge->tx_ring, skge->mem + rx_size,
2181 skge->dma + rx_size)))
2182 goto free_rx_ring;
2183
2184 skge->tx_avail = skge->tx_ring.count - 1;
2185
2186 /* Initialize MAC */
2187 spin_lock_bh(&hw->phy_lock);
2188 if (hw->chip_id == CHIP_ID_GENESIS)
2189 genesis_mac_init(hw, port);
2190 else
2191 yukon_mac_init(hw, port);
2192 spin_unlock_bh(&hw->phy_lock);
2193
2194 /* Configure RAMbuffers */
2195 chunk = hw->ram_size / ((hw->ports + 1)*2);
2196 ram_addr = hw->ram_offset + 2 * chunk * port;
2197
2198 skge_ramset(hw, rxqaddr[port], ram_addr, chunk);
2199 skge_qset(skge, rxqaddr[port], skge->rx_ring.to_clean);
2200
2201 BUG_ON(skge->tx_ring.to_use != skge->tx_ring.to_clean);
2202 skge_ramset(hw, txqaddr[port], ram_addr+chunk, chunk);
2203 skge_qset(skge, txqaddr[port], skge->tx_ring.to_use);
2204
2205 /* Start receiver BMU */
2206 wmb();
2207 skge_write8(hw, Q_ADDR(rxqaddr[port], Q_CSR), CSR_START | CSR_IRQ_CL_F);
2208 skge_led(skge, LED_MODE_ON);
2209
2210 return 0;
2211
2212 free_rx_ring:
2213 skge_rx_clean(skge);
2214 kfree(skge->rx_ring.start);
2215 free_pci_mem:
2216 pci_free_consistent(hw->pdev, skge->mem_size, skge->mem, skge->dma);
2217 skge->mem = NULL;
2218
2219 return err;
2220 }
2221
2222 static int skge_down(struct net_device *dev)
2223 {
2224 struct skge_port *skge = netdev_priv(dev);
2225 struct skge_hw *hw = skge->hw;
2226 int port = skge->port;
2227
2228 if (skge->mem == NULL)
2229 return 0;
2230
2231 if (netif_msg_ifdown(skge))
2232 printk(KERN_INFO PFX "%s: disabling interface\n", dev->name);
2233
2234 netif_stop_queue(dev);
2235
2236 skge_write8(skge->hw, SK_REG(skge->port, LNK_LED_REG), LED_OFF);
2237 if (hw->chip_id == CHIP_ID_GENESIS)
2238 genesis_stop(skge);
2239 else
2240 yukon_stop(skge);
2241
2242 /* Stop transmitter */
2243 skge_write8(hw, Q_ADDR(txqaddr[port], Q_CSR), CSR_STOP);
2244 skge_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL),
2245 RB_RST_SET|RB_DIS_OP_MD);
2246
2247
2248 /* Disable Force Sync bit and Enable Alloc bit */
2249 skge_write8(hw, SK_REG(port, TXA_CTRL),
2250 TXA_DIS_FSYNC | TXA_DIS_ALLOC | TXA_STOP_RC);
2251
2252 /* Stop Interval Timer and Limit Counter of Tx Arbiter */
2253 skge_write32(hw, SK_REG(port, TXA_ITI_INI), 0L);
2254 skge_write32(hw, SK_REG(port, TXA_LIM_INI), 0L);
2255
2256 /* Reset PCI FIFO */
2257 skge_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), CSR_SET_RESET);
2258 skge_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), RB_RST_SET);
2259
2260 /* Reset the RAM Buffer async Tx queue */
2261 skge_write8(hw, RB_ADDR(port == 0 ? Q_XA1 : Q_XA2, RB_CTRL), RB_RST_SET);
2262 /* stop receiver */
2263 skge_write8(hw, Q_ADDR(rxqaddr[port], Q_CSR), CSR_STOP);
2264 skge_write32(hw, RB_ADDR(port ? Q_R2 : Q_R1, RB_CTRL),
2265 RB_RST_SET|RB_DIS_OP_MD);
2266 skge_write32(hw, Q_ADDR(rxqaddr[port], Q_CSR), CSR_SET_RESET);
2267
2268 if (hw->chip_id == CHIP_ID_GENESIS) {
2269 skge_write8(hw, SK_REG(port, TX_MFF_CTRL2), MFF_RST_SET);
2270 skge_write8(hw, SK_REG(port, RX_MFF_CTRL2), MFF_RST_SET);
2271 } else {
2272 skge_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
2273 skge_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_SET);
2274 }
2275
2276 skge_led(skge, LED_MODE_OFF);
2277
2278 skge_tx_clean(skge);
2279 skge_rx_clean(skge);
2280
2281 kfree(skge->rx_ring.start);
2282 kfree(skge->tx_ring.start);
2283 pci_free_consistent(hw->pdev, skge->mem_size, skge->mem, skge->dma);
2284 skge->mem = NULL;
2285 return 0;
2286 }
2287
2288 static int skge_xmit_frame(struct sk_buff *skb, struct net_device *dev)
2289 {
2290 struct skge_port *skge = netdev_priv(dev);
2291 struct skge_hw *hw = skge->hw;
2292 struct skge_ring *ring = &skge->tx_ring;
2293 struct skge_element *e;
2294 struct skge_tx_desc *td;
2295 int i;
2296 u32 control, len;
2297 u64 map;
2298
2299 skb = skb_padto(skb, ETH_ZLEN);
2300 if (!skb)
2301 return NETDEV_TX_OK;
2302
2303 if (!spin_trylock(&skge->tx_lock)) {
2304 /* Collision - tell upper layer to requeue */
2305 return NETDEV_TX_LOCKED;
2306 }
2307
2308 if (unlikely(skge->tx_avail < skb_shinfo(skb)->nr_frags +1)) {
2309 if (!netif_queue_stopped(dev)) {
2310 netif_stop_queue(dev);
2311
2312 printk(KERN_WARNING PFX "%s: ring full when queue awake!\n",
2313 dev->name);
2314 }
2315 spin_unlock(&skge->tx_lock);
2316 return NETDEV_TX_BUSY;
2317 }
2318
2319 e = ring->to_use;
2320 td = e->desc;
2321 e->skb = skb;
2322 len = skb_headlen(skb);
2323 map = pci_map_single(hw->pdev, skb->data, len, PCI_DMA_TODEVICE);
2324 pci_unmap_addr_set(e, mapaddr, map);
2325 pci_unmap_len_set(e, maplen, len);
2326
2327 td->dma_lo = map;
2328 td->dma_hi = map >> 32;
2329
2330 if (skb->ip_summed == CHECKSUM_HW) {
2331 int offset = skb->h.raw - skb->data;
2332
2333 /* This seems backwards, but it is what the sk98lin
2334 * does. Looks like hardware is wrong?
2335 */
2336 if (skb->h.ipiph->protocol == IPPROTO_UDP
2337 && hw->chip_rev == 0 && hw->chip_id == CHIP_ID_YUKON)
2338 control = BMU_TCP_CHECK;
2339 else
2340 control = BMU_UDP_CHECK;
2341
2342 td->csum_offs = 0;
2343 td->csum_start = offset;
2344 td->csum_write = offset + skb->csum;
2345 } else
2346 control = BMU_CHECK;
2347
2348 if (!skb_shinfo(skb)->nr_frags) /* single buffer i.e. no fragments */
2349 control |= BMU_EOF| BMU_IRQ_EOF;
2350 else {
2351 struct skge_tx_desc *tf = td;
2352
2353 control |= BMU_STFWD;
2354 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
2355 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
2356
2357 map = pci_map_page(hw->pdev, frag->page, frag->page_offset,
2358 frag->size, PCI_DMA_TODEVICE);
2359
2360 e = e->next;
2361 e->skb = NULL;
2362 tf = e->desc;
2363 tf->dma_lo = map;
2364 tf->dma_hi = (u64) map >> 32;
2365 pci_unmap_addr_set(e, mapaddr, map);
2366 pci_unmap_len_set(e, maplen, frag->size);
2367
2368 tf->control = BMU_OWN | BMU_SW | control | frag->size;
2369 }
2370 tf->control |= BMU_EOF | BMU_IRQ_EOF;
2371 }
2372 /* Make sure all the descriptors written */
2373 wmb();
2374 td->control = BMU_OWN | BMU_SW | BMU_STF | control | len;
2375 wmb();
2376
2377 skge_write8(hw, Q_ADDR(txqaddr[skge->port], Q_CSR), CSR_START);
2378
2379 if (netif_msg_tx_queued(skge))
2380 printk(KERN_DEBUG "%s: tx queued, slot %td, len %d\n",
2381 dev->name, e - ring->start, skb->len);
2382
2383 ring->to_use = e->next;
2384 skge->tx_avail -= skb_shinfo(skb)->nr_frags + 1;
2385 if (skge->tx_avail <= MAX_SKB_FRAGS + 1) {
2386 pr_debug("%s: transmit queue full\n", dev->name);
2387 netif_stop_queue(dev);
2388 }
2389
2390 dev->trans_start = jiffies;
2391 spin_unlock(&skge->tx_lock);
2392
2393 return NETDEV_TX_OK;
2394 }
2395
2396 static inline void skge_tx_free(struct skge_hw *hw, struct skge_element *e)
2397 {
2398 /* This ring element can be skb or fragment */
2399 if (e->skb) {
2400 pci_unmap_single(hw->pdev,
2401 pci_unmap_addr(e, mapaddr),
2402 pci_unmap_len(e, maplen),
2403 PCI_DMA_TODEVICE);
2404 dev_kfree_skb(e->skb);
2405 e->skb = NULL;
2406 } else {
2407 pci_unmap_page(hw->pdev,
2408 pci_unmap_addr(e, mapaddr),
2409 pci_unmap_len(e, maplen),
2410 PCI_DMA_TODEVICE);
2411 }
2412 }
2413
2414 static void skge_tx_clean(struct skge_port *skge)
2415 {
2416 struct skge_ring *ring = &skge->tx_ring;
2417 struct skge_element *e;
2418
2419 spin_lock_bh(&skge->tx_lock);
2420 for (e = ring->to_clean; e != ring->to_use; e = e->next) {
2421 ++skge->tx_avail;
2422 skge_tx_free(skge->hw, e);
2423 }
2424 ring->to_clean = e;
2425 spin_unlock_bh(&skge->tx_lock);
2426 }
2427
2428 static void skge_tx_timeout(struct net_device *dev)
2429 {
2430 struct skge_port *skge = netdev_priv(dev);
2431
2432 if (netif_msg_timer(skge))
2433 printk(KERN_DEBUG PFX "%s: tx timeout\n", dev->name);
2434
2435 skge_write8(skge->hw, Q_ADDR(txqaddr[skge->port], Q_CSR), CSR_STOP);
2436 skge_tx_clean(skge);
2437 }
2438
2439 static int skge_change_mtu(struct net_device *dev, int new_mtu)
2440 {
2441 int err;
2442
2443 if (new_mtu < ETH_ZLEN || new_mtu > ETH_JUMBO_MTU)
2444 return -EINVAL;
2445
2446 if (!netif_running(dev)) {
2447 dev->mtu = new_mtu;
2448 return 0;
2449 }
2450
2451 skge_down(dev);
2452
2453 dev->mtu = new_mtu;
2454
2455 err = skge_up(dev);
2456 if (err)
2457 dev_close(dev);
2458
2459 return err;
2460 }
2461
2462 static void genesis_set_multicast(struct net_device *dev)
2463 {
2464 struct skge_port *skge = netdev_priv(dev);
2465 struct skge_hw *hw = skge->hw;
2466 int port = skge->port;
2467 int i, count = dev->mc_count;
2468 struct dev_mc_list *list = dev->mc_list;
2469 u32 mode;
2470 u8 filter[8];
2471
2472 mode = xm_read32(hw, port, XM_MODE);
2473 mode |= XM_MD_ENA_HASH;
2474 if (dev->flags & IFF_PROMISC)
2475 mode |= XM_MD_ENA_PROM;
2476 else
2477 mode &= ~XM_MD_ENA_PROM;
2478
2479 if (dev->flags & IFF_ALLMULTI)
2480 memset(filter, 0xff, sizeof(filter));
2481 else {
2482 memset(filter, 0, sizeof(filter));
2483 for (i = 0; list && i < count; i++, list = list->next) {
2484 u32 crc, bit;
2485 crc = ether_crc_le(ETH_ALEN, list->dmi_addr);
2486 bit = ~crc & 0x3f;
2487 filter[bit/8] |= 1 << (bit%8);
2488 }
2489 }
2490
2491 xm_write32(hw, port, XM_MODE, mode);
2492 xm_outhash(hw, port, XM_HSM, filter);
2493 }
2494
2495 static void yukon_set_multicast(struct net_device *dev)
2496 {
2497 struct skge_port *skge = netdev_priv(dev);
2498 struct skge_hw *hw = skge->hw;
2499 int port = skge->port;
2500 struct dev_mc_list *list = dev->mc_list;
2501 u16 reg;
2502 u8 filter[8];
2503
2504 memset(filter, 0, sizeof(filter));
2505
2506 reg = gma_read16(hw, port, GM_RX_CTRL);
2507 reg |= GM_RXCR_UCF_ENA;
2508
2509 if (dev->flags & IFF_PROMISC) /* promiscuous */
2510 reg &= ~(GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA);
2511 else if (dev->flags & IFF_ALLMULTI) /* all multicast */
2512 memset(filter, 0xff, sizeof(filter));
2513 else if (dev->mc_count == 0) /* no multicast */
2514 reg &= ~GM_RXCR_MCF_ENA;
2515 else {
2516 int i;
2517 reg |= GM_RXCR_MCF_ENA;
2518
2519 for (i = 0; list && i < dev->mc_count; i++, list = list->next) {
2520 u32 bit = ether_crc(ETH_ALEN, list->dmi_addr) & 0x3f;
2521 filter[bit/8] |= 1 << (bit%8);
2522 }
2523 }
2524
2525
2526 gma_write16(hw, port, GM_MC_ADDR_H1,
2527 (u16)filter[0] | ((u16)filter[1] << 8));
2528 gma_write16(hw, port, GM_MC_ADDR_H2,
2529 (u16)filter[2] | ((u16)filter[3] << 8));
2530 gma_write16(hw, port, GM_MC_ADDR_H3,
2531 (u16)filter[4] | ((u16)filter[5] << 8));
2532 gma_write16(hw, port, GM_MC_ADDR_H4,
2533 (u16)filter[6] | ((u16)filter[7] << 8));
2534
2535 gma_write16(hw, port, GM_RX_CTRL, reg);
2536 }
2537
2538 static inline u16 phy_length(const struct skge_hw *hw, u32 status)
2539 {
2540 if (hw->chip_id == CHIP_ID_GENESIS)
2541 return status >> XMR_FS_LEN_SHIFT;
2542 else
2543 return status >> GMR_FS_LEN_SHIFT;
2544 }
2545
2546 static inline int bad_phy_status(const struct skge_hw *hw, u32 status)
2547 {
2548 if (hw->chip_id == CHIP_ID_GENESIS)
2549 return (status & (XMR_FS_ERR | XMR_FS_2L_VLAN)) != 0;
2550 else
2551 return (status & GMR_FS_ANY_ERR) ||
2552 (status & GMR_FS_RX_OK) == 0;
2553 }
2554
2555
2556 /* Get receive buffer from descriptor.
2557 * Handles copy of small buffers and reallocation failures
2558 */
2559 static inline struct sk_buff *skge_rx_get(struct skge_port *skge,
2560 struct skge_element *e,
2561 u32 control, u32 status, u16 csum)
2562 {
2563 struct sk_buff *skb;
2564 u16 len = control & BMU_BBC;
2565
2566 if (unlikely(netif_msg_rx_status(skge)))
2567 printk(KERN_DEBUG PFX "%s: rx slot %td status 0x%x len %d\n",
2568 skge->netdev->name, e - skge->rx_ring.start,
2569 status, len);
2570
2571 if (len > skge->rx_buf_size)
2572 goto error;
2573
2574 if ((control & (BMU_EOF|BMU_STF)) != (BMU_STF|BMU_EOF))
2575 goto error;
2576
2577 if (bad_phy_status(skge->hw, status))
2578 goto error;
2579
2580 if (phy_length(skge->hw, status) != len)
2581 goto error;
2582
2583 if (len < RX_COPY_THRESHOLD) {
2584 skb = dev_alloc_skb(len + 2);
2585 if (!skb)
2586 goto resubmit;
2587
2588 skb_reserve(skb, 2);
2589 pci_dma_sync_single_for_cpu(skge->hw->pdev,
2590 pci_unmap_addr(e, mapaddr),
2591 len, PCI_DMA_FROMDEVICE);
2592 memcpy(skb->data, e->skb->data, len);
2593 pci_dma_sync_single_for_device(skge->hw->pdev,
2594 pci_unmap_addr(e, mapaddr),
2595 len, PCI_DMA_FROMDEVICE);
2596 skge_rx_reuse(e, skge->rx_buf_size);
2597 } else {
2598 struct sk_buff *nskb;
2599 nskb = dev_alloc_skb(skge->rx_buf_size + NET_IP_ALIGN);
2600 if (!nskb)
2601 goto resubmit;
2602
2603 pci_unmap_single(skge->hw->pdev,
2604 pci_unmap_addr(e, mapaddr),
2605 pci_unmap_len(e, maplen),
2606 PCI_DMA_FROMDEVICE);
2607 skb = e->skb;
2608 prefetch(skb->data);
2609 skge_rx_setup(skge, e, nskb, skge->rx_buf_size);
2610 }
2611
2612 skb_put(skb, len);
2613 skb->dev = skge->netdev;
2614 if (skge->rx_csum) {
2615 skb->csum = csum;
2616 skb->ip_summed = CHECKSUM_HW;
2617 }
2618
2619 skb->protocol = eth_type_trans(skb, skge->netdev);
2620
2621 return skb;
2622 error:
2623
2624 if (netif_msg_rx_err(skge))
2625 printk(KERN_DEBUG PFX "%s: rx err, slot %td control 0x%x status 0x%x\n",
2626 skge->netdev->name, e - skge->rx_ring.start,
2627 control, status);
2628
2629 if (skge->hw->chip_id == CHIP_ID_GENESIS) {
2630 if (status & (XMR_FS_RUNT|XMR_FS_LNG_ERR))
2631 skge->net_stats.rx_length_errors++;
2632 if (status & XMR_FS_FRA_ERR)
2633 skge->net_stats.rx_frame_errors++;
2634 if (status & XMR_FS_FCS_ERR)
2635 skge->net_stats.rx_crc_errors++;
2636 } else {
2637 if (status & (GMR_FS_LONG_ERR|GMR_FS_UN_SIZE))
2638 skge->net_stats.rx_length_errors++;
2639 if (status & GMR_FS_FRAGMENT)
2640 skge->net_stats.rx_frame_errors++;
2641 if (status & GMR_FS_CRC_ERR)
2642 skge->net_stats.rx_crc_errors++;
2643 }
2644
2645 resubmit:
2646 skge_rx_reuse(e, skge->rx_buf_size);
2647 return NULL;
2648 }
2649
2650 static void skge_tx_done(struct skge_port *skge)
2651 {
2652 struct skge_ring *ring = &skge->tx_ring;
2653 struct skge_element *e;
2654
2655 spin_lock(&skge->tx_lock);
2656 for (e = ring->to_clean; prefetch(e->next), e != ring->to_use; e = e->next) {
2657 struct skge_tx_desc *td = e->desc;
2658 u32 control;
2659
2660 rmb();
2661 control = td->control;
2662 if (control & BMU_OWN)
2663 break;
2664
2665 if (unlikely(netif_msg_tx_done(skge)))
2666 printk(KERN_DEBUG PFX "%s: tx done slot %td status 0x%x\n",
2667 skge->netdev->name, e - ring->start, td->status);
2668
2669 skge_tx_free(skge->hw, e);
2670 e->skb = NULL;
2671 ++skge->tx_avail;
2672 }
2673 ring->to_clean = e;
2674 skge_write8(skge->hw, Q_ADDR(txqaddr[skge->port], Q_CSR), CSR_IRQ_CL_F);
2675
2676 if (skge->tx_avail > MAX_SKB_FRAGS + 1)
2677 netif_wake_queue(skge->netdev);
2678
2679 spin_unlock(&skge->tx_lock);
2680 }
2681
2682 static int skge_poll(struct net_device *dev, int *budget)
2683 {
2684 struct skge_port *skge = netdev_priv(dev);
2685 struct skge_hw *hw = skge->hw;
2686 struct skge_ring *ring = &skge->rx_ring;
2687 struct skge_element *e;
2688 int to_do = min(dev->quota, *budget);
2689 int work_done = 0;
2690
2691 skge_tx_done(skge);
2692
2693 for (e = ring->to_clean; prefetch(e->next), work_done < to_do; e = e->next) {
2694 struct skge_rx_desc *rd = e->desc;
2695 struct sk_buff *skb;
2696 u32 control;
2697
2698 rmb();
2699 control = rd->control;
2700 if (control & BMU_OWN)
2701 break;
2702
2703 skb = skge_rx_get(skge, e, control, rd->status,
2704 le16_to_cpu(rd->csum2));
2705 if (likely(skb)) {
2706 dev->last_rx = jiffies;
2707 netif_receive_skb(skb);
2708
2709 ++work_done;
2710 } else
2711 skge_rx_reuse(e, skge->rx_buf_size);
2712 }
2713 ring->to_clean = e;
2714
2715 /* restart receiver */
2716 wmb();
2717 skge_write8(hw, Q_ADDR(rxqaddr[skge->port], Q_CSR), CSR_START);
2718
2719 *budget -= work_done;
2720 dev->quota -= work_done;
2721
2722 if (work_done >= to_do)
2723 return 1; /* not done */
2724
2725 netif_rx_complete(dev);
2726 hw->intr_mask |= skge->port == 0 ? (IS_R1_F|IS_XA1_F) : (IS_R2_F|IS_XA2_F);
2727 skge_write32(hw, B0_IMSK, hw->intr_mask);
2728
2729 return 0;
2730 }
2731
2732 /* Parity errors seem to happen when Genesis is connected to a switch
2733 * with no other ports present. Heartbeat error??
2734 */
2735 static void skge_mac_parity(struct skge_hw *hw, int port)
2736 {
2737 struct net_device *dev = hw->dev[port];
2738
2739 if (dev) {
2740 struct skge_port *skge = netdev_priv(dev);
2741 ++skge->net_stats.tx_heartbeat_errors;
2742 }
2743
2744 if (hw->chip_id == CHIP_ID_GENESIS)
2745 skge_write16(hw, SK_REG(port, TX_MFF_CTRL1),
2746 MFF_CLR_PERR);
2747 else
2748 /* HW-Bug #8: cleared by GMF_CLI_TX_FC instead of GMF_CLI_TX_PE */
2749 skge_write8(hw, SK_REG(port, TX_GMF_CTRL_T),
2750 (hw->chip_id == CHIP_ID_YUKON && hw->chip_rev == 0)
2751 ? GMF_CLI_TX_FC : GMF_CLI_TX_PE);
2752 }
2753
2754 static void skge_pci_clear(struct skge_hw *hw)
2755 {
2756 u16 status;
2757
2758 pci_read_config_word(hw->pdev, PCI_STATUS, &status);
2759 skge_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
2760 pci_write_config_word(hw->pdev, PCI_STATUS,
2761 status | PCI_STATUS_ERROR_BITS);
2762 skge_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
2763 }
2764
2765 static void skge_mac_intr(struct skge_hw *hw, int port)
2766 {
2767 if (hw->chip_id == CHIP_ID_GENESIS)
2768 genesis_mac_intr(hw, port);
2769 else
2770 yukon_mac_intr(hw, port);
2771 }
2772
2773 /* Handle device specific framing and timeout interrupts */
2774 static void skge_error_irq(struct skge_hw *hw)
2775 {
2776 u32 hwstatus = skge_read32(hw, B0_HWE_ISRC);
2777
2778 if (hw->chip_id == CHIP_ID_GENESIS) {
2779 /* clear xmac errors */
2780 if (hwstatus & (IS_NO_STAT_M1|IS_NO_TIST_M1))
2781 skge_write16(hw, RX_MFF_CTRL1, MFF_CLR_INSTAT);
2782 if (hwstatus & (IS_NO_STAT_M2|IS_NO_TIST_M2))
2783 skge_write16(hw, RX_MFF_CTRL2, MFF_CLR_INSTAT);
2784 } else {
2785 /* Timestamp (unused) overflow */
2786 if (hwstatus & IS_IRQ_TIST_OV)
2787 skge_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
2788 }
2789
2790 if (hwstatus & IS_RAM_RD_PAR) {
2791 printk(KERN_ERR PFX "Ram read data parity error\n");
2792 skge_write16(hw, B3_RI_CTRL, RI_CLR_RD_PERR);
2793 }
2794
2795 if (hwstatus & IS_RAM_WR_PAR) {
2796 printk(KERN_ERR PFX "Ram write data parity error\n");
2797 skge_write16(hw, B3_RI_CTRL, RI_CLR_WR_PERR);
2798 }
2799
2800 if (hwstatus & IS_M1_PAR_ERR)
2801 skge_mac_parity(hw, 0);
2802
2803 if (hwstatus & IS_M2_PAR_ERR)
2804 skge_mac_parity(hw, 1);
2805
2806 if (hwstatus & IS_R1_PAR_ERR)
2807 skge_write32(hw, B0_R1_CSR, CSR_IRQ_CL_P);
2808
2809 if (hwstatus & IS_R2_PAR_ERR)
2810 skge_write32(hw, B0_R2_CSR, CSR_IRQ_CL_P);
2811
2812 if (hwstatus & (IS_IRQ_MST_ERR|IS_IRQ_STAT)) {
2813 printk(KERN_ERR PFX "hardware error detected (status 0x%x)\n",
2814 hwstatus);
2815
2816 skge_pci_clear(hw);
2817
2818 /* if error still set then just ignore it */
2819 hwstatus = skge_read32(hw, B0_HWE_ISRC);
2820 if (hwstatus & IS_IRQ_STAT) {
2821 pr_debug("IRQ status %x: still set ignoring hardware errors\n",
2822 hwstatus);
2823 hw->intr_mask &= ~IS_HW_ERR;
2824 }
2825 }
2826 }
2827
2828 /*
2829 * Interrupt from PHY are handled in tasklet (soft irq)
2830 * because accessing phy registers requires spin wait which might
2831 * cause excess interrupt latency.
2832 */
2833 static void skge_extirq(unsigned long data)
2834 {
2835 struct skge_hw *hw = (struct skge_hw *) data;
2836 int port;
2837
2838 spin_lock(&hw->phy_lock);
2839 for (port = 0; port < hw->ports; port++) {
2840 struct net_device *dev = hw->dev[port];
2841 struct skge_port *skge = netdev_priv(dev);
2842
2843 if (netif_running(dev)) {
2844 if (hw->chip_id != CHIP_ID_GENESIS)
2845 yukon_phy_intr(skge);
2846 else
2847 bcom_phy_intr(skge);
2848 }
2849 }
2850 spin_unlock(&hw->phy_lock);
2851
2852 hw->intr_mask |= IS_EXT_REG;
2853 skge_write32(hw, B0_IMSK, hw->intr_mask);
2854 }
2855
2856 static irqreturn_t skge_intr(int irq, void *dev_id, struct pt_regs *regs)
2857 {
2858 struct skge_hw *hw = dev_id;
2859 u32 status;
2860
2861 /* Reading this register masks IRQ */
2862 status = skge_read32(hw, B0_SP_ISRC);
2863 if (status == 0)
2864 return IRQ_NONE;
2865
2866 if (status & IS_EXT_REG) {
2867 hw->intr_mask &= ~IS_EXT_REG;
2868 tasklet_schedule(&hw->ext_tasklet);
2869 }
2870
2871 if (status & (IS_R1_F|IS_XA1_F)) {
2872 skge_write8(hw, Q_ADDR(Q_R1, Q_CSR), CSR_IRQ_CL_F);
2873 hw->intr_mask &= ~(IS_R1_F|IS_XA1_F);
2874 netif_rx_schedule(hw->dev[0]);
2875 }
2876
2877 if (status & (IS_R2_F|IS_XA2_F)) {
2878 skge_write8(hw, Q_ADDR(Q_R2, Q_CSR), CSR_IRQ_CL_F);
2879 hw->intr_mask &= ~(IS_R2_F|IS_XA2_F);
2880 netif_rx_schedule(hw->dev[1]);
2881 }
2882
2883 if (likely((status & hw->intr_mask) == 0))
2884 return IRQ_HANDLED;
2885
2886 if (status & IS_PA_TO_RX1) {
2887 struct skge_port *skge = netdev_priv(hw->dev[0]);
2888 ++skge->net_stats.rx_over_errors;
2889 skge_write16(hw, B3_PA_CTRL, PA_CLR_TO_RX1);
2890 }
2891
2892 if (status & IS_PA_TO_RX2) {
2893 struct skge_port *skge = netdev_priv(hw->dev[1]);
2894 ++skge->net_stats.rx_over_errors;
2895 skge_write16(hw, B3_PA_CTRL, PA_CLR_TO_RX2);
2896 }
2897
2898 if (status & IS_PA_TO_TX1)
2899 skge_write16(hw, B3_PA_CTRL, PA_CLR_TO_TX1);
2900
2901 if (status & IS_PA_TO_TX2)
2902 skge_write16(hw, B3_PA_CTRL, PA_CLR_TO_TX2);
2903
2904 if (status & IS_MAC1)
2905 skge_mac_intr(hw, 0);
2906
2907 if (status & IS_MAC2)
2908 skge_mac_intr(hw, 1);
2909
2910 if (status & IS_HW_ERR)
2911 skge_error_irq(hw);
2912
2913 skge_write32(hw, B0_IMSK, hw->intr_mask);
2914
2915 return IRQ_HANDLED;
2916 }
2917
2918 #ifdef CONFIG_NET_POLL_CONTROLLER
2919 static void skge_netpoll(struct net_device *dev)
2920 {
2921 struct skge_port *skge = netdev_priv(dev);
2922
2923 disable_irq(dev->irq);
2924 skge_intr(dev->irq, skge->hw, NULL);
2925 enable_irq(dev->irq);
2926 }
2927 #endif
2928
2929 static int skge_set_mac_address(struct net_device *dev, void *p)
2930 {
2931 struct skge_port *skge = netdev_priv(dev);
2932 struct skge_hw *hw = skge->hw;
2933 unsigned port = skge->port;
2934 const struct sockaddr *addr = p;
2935
2936 if (!is_valid_ether_addr(addr->sa_data))
2937 return -EADDRNOTAVAIL;
2938
2939 spin_lock_bh(&hw->phy_lock);
2940 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
2941 memcpy_toio(hw->regs + B2_MAC_1 + port*8,
2942 dev->dev_addr, ETH_ALEN);
2943 memcpy_toio(hw->regs + B2_MAC_2 + port*8,
2944 dev->dev_addr, ETH_ALEN);
2945
2946 if (hw->chip_id == CHIP_ID_GENESIS)
2947 xm_outaddr(hw, port, XM_SA, dev->dev_addr);
2948 else {
2949 gma_set_addr(hw, port, GM_SRC_ADDR_1L, dev->dev_addr);
2950 gma_set_addr(hw, port, GM_SRC_ADDR_2L, dev->dev_addr);
2951 }
2952 spin_unlock_bh(&hw->phy_lock);
2953
2954 return 0;
2955 }
2956
2957 static const struct {
2958 u8 id;
2959 const char *name;
2960 } skge_chips[] = {
2961 { CHIP_ID_GENESIS, "Genesis" },
2962 { CHIP_ID_YUKON, "Yukon" },
2963 { CHIP_ID_YUKON_LITE, "Yukon-Lite"},
2964 { CHIP_ID_YUKON_LP, "Yukon-LP"},
2965 };
2966
2967 static const char *skge_board_name(const struct skge_hw *hw)
2968 {
2969 int i;
2970 static char buf[16];
2971
2972 for (i = 0; i < ARRAY_SIZE(skge_chips); i++)
2973 if (skge_chips[i].id == hw->chip_id)
2974 return skge_chips[i].name;
2975
2976 snprintf(buf, sizeof buf, "chipid 0x%x", hw->chip_id);
2977 return buf;
2978 }
2979
2980
2981 /*
2982 * Setup the board data structure, but don't bring up
2983 * the port(s)
2984 */
2985 static int skge_reset(struct skge_hw *hw)
2986 {
2987 u32 reg;
2988 u16 ctst;
2989 u8 t8, mac_cfg, pmd_type, phy_type;
2990 int i;
2991
2992 ctst = skge_read16(hw, B0_CTST);
2993
2994 /* do a SW reset */
2995 skge_write8(hw, B0_CTST, CS_RST_SET);
2996 skge_write8(hw, B0_CTST, CS_RST_CLR);
2997
2998 /* clear PCI errors, if any */
2999 skge_pci_clear(hw);
3000
3001 skge_write8(hw, B0_CTST, CS_MRST_CLR);
3002
3003 /* restore CLK_RUN bits (for Yukon-Lite) */
3004 skge_write16(hw, B0_CTST,
3005 ctst & (CS_CLK_RUN_HOT|CS_CLK_RUN_RST|CS_CLK_RUN_ENA));
3006
3007 hw->chip_id = skge_read8(hw, B2_CHIP_ID);
3008 phy_type = skge_read8(hw, B2_E_1) & 0xf;
3009 pmd_type = skge_read8(hw, B2_PMD_TYP);
3010 hw->copper = (pmd_type == 'T' || pmd_type == '1');
3011
3012 switch (hw->chip_id) {
3013 case CHIP_ID_GENESIS:
3014 switch (phy_type) {
3015 case SK_PHY_BCOM:
3016 hw->phy_addr = PHY_ADDR_BCOM;
3017 break;
3018 default:
3019 printk(KERN_ERR PFX "%s: unsupported phy type 0x%x\n",
3020 pci_name(hw->pdev), phy_type);
3021 return -EOPNOTSUPP;
3022 }
3023 break;
3024
3025 case CHIP_ID_YUKON:
3026 case CHIP_ID_YUKON_LITE:
3027 case CHIP_ID_YUKON_LP:
3028 if (phy_type < SK_PHY_MARV_COPPER && pmd_type != 'S')
3029 hw->copper = 1;
3030
3031 hw->phy_addr = PHY_ADDR_MARV;
3032 break;
3033
3034 default:
3035 printk(KERN_ERR PFX "%s: unsupported chip type 0x%x\n",
3036 pci_name(hw->pdev), hw->chip_id);
3037 return -EOPNOTSUPP;
3038 }
3039
3040 mac_cfg = skge_read8(hw, B2_MAC_CFG);
3041 hw->ports = (mac_cfg & CFG_SNG_MAC) ? 1 : 2;
3042 hw->chip_rev = (mac_cfg & CFG_CHIP_R_MSK) >> 4;
3043
3044 /* read the adapters RAM size */
3045 t8 = skge_read8(hw, B2_E_0);
3046 if (hw->chip_id == CHIP_ID_GENESIS) {
3047 if (t8 == 3) {
3048 /* special case: 4 x 64k x 36, offset = 0x80000 */
3049 hw->ram_size = 0x100000;
3050 hw->ram_offset = 0x80000;
3051 } else
3052 hw->ram_size = t8 * 512;
3053 }
3054 else if (t8 == 0)
3055 hw->ram_size = 0x20000;
3056 else
3057 hw->ram_size = t8 * 4096;
3058
3059 hw->intr_mask = IS_HW_ERR | IS_EXT_REG | IS_PORT_1;
3060 if (hw->ports > 1)
3061 hw->intr_mask |= IS_PORT_2;
3062
3063 if (hw->chip_id == CHIP_ID_GENESIS)
3064 genesis_init(hw);
3065 else {
3066 /* switch power to VCC (WA for VAUX problem) */
3067 skge_write8(hw, B0_POWER_CTRL,
3068 PC_VAUX_ENA | PC_VCC_ENA | PC_VAUX_OFF | PC_VCC_ON);
3069
3070 /* avoid boards with stuck Hardware error bits */
3071 if ((skge_read32(hw, B0_ISRC) & IS_HW_ERR) &&
3072 (skge_read32(hw, B0_HWE_ISRC) & IS_IRQ_SENSOR)) {
3073 printk(KERN_WARNING PFX "stuck hardware sensor bit\n");
3074 hw->intr_mask &= ~IS_HW_ERR;
3075 }
3076
3077 /* Clear PHY COMA */
3078 skge_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
3079 pci_read_config_dword(hw->pdev, PCI_DEV_REG1, &reg);
3080 reg &= ~PCI_PHY_COMA;
3081 pci_write_config_dword(hw->pdev, PCI_DEV_REG1, reg);
3082 skge_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
3083
3084
3085 for (i = 0; i < hw->ports; i++) {
3086 skge_write16(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_SET);
3087 skge_write16(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_CLR);
3088 }
3089 }
3090
3091 /* turn off hardware timer (unused) */
3092 skge_write8(hw, B2_TI_CTRL, TIM_STOP);
3093 skge_write8(hw, B2_TI_CTRL, TIM_CLR_IRQ);
3094 skge_write8(hw, B0_LED, LED_STAT_ON);
3095
3096 /* enable the Tx Arbiters */
3097 for (i = 0; i < hw->ports; i++)
3098 skge_write8(hw, SK_REG(i, TXA_CTRL), TXA_ENA_ARB);
3099
3100 /* Initialize ram interface */
3101 skge_write16(hw, B3_RI_CTRL, RI_RST_CLR);
3102
3103 skge_write8(hw, B3_RI_WTO_R1, SK_RI_TO_53);
3104 skge_write8(hw, B3_RI_WTO_XA1, SK_RI_TO_53);
3105 skge_write8(hw, B3_RI_WTO_XS1, SK_RI_TO_53);
3106 skge_write8(hw, B3_RI_RTO_R1, SK_RI_TO_53);
3107 skge_write8(hw, B3_RI_RTO_XA1, SK_RI_TO_53);
3108 skge_write8(hw, B3_RI_RTO_XS1, SK_RI_TO_53);
3109 skge_write8(hw, B3_RI_WTO_R2, SK_RI_TO_53);
3110 skge_write8(hw, B3_RI_WTO_XA2, SK_RI_TO_53);
3111 skge_write8(hw, B3_RI_WTO_XS2, SK_RI_TO_53);
3112 skge_write8(hw, B3_RI_RTO_R2, SK_RI_TO_53);
3113 skge_write8(hw, B3_RI_RTO_XA2, SK_RI_TO_53);
3114 skge_write8(hw, B3_RI_RTO_XS2, SK_RI_TO_53);
3115
3116 skge_write32(hw, B0_HWE_IMSK, IS_ERR_MSK);
3117
3118 /* Set interrupt moderation for Transmit only
3119 * Receive interrupts avoided by NAPI
3120 */
3121 skge_write32(hw, B2_IRQM_MSK, IS_XA1_F|IS_XA2_F);
3122 skge_write32(hw, B2_IRQM_INI, skge_usecs2clk(hw, 100));
3123 skge_write32(hw, B2_IRQM_CTRL, TIM_START);
3124
3125 skge_write32(hw, B0_IMSK, hw->intr_mask);
3126
3127 spin_lock_bh(&hw->phy_lock);
3128 for (i = 0; i < hw->ports; i++) {
3129 if (hw->chip_id == CHIP_ID_GENESIS)
3130 genesis_reset(hw, i);
3131 else
3132 yukon_reset(hw, i);
3133 }
3134 spin_unlock_bh(&hw->phy_lock);
3135
3136 return 0;
3137 }
3138
3139 /* Initialize network device */
3140 static struct net_device *skge_devinit(struct skge_hw *hw, int port,
3141 int highmem)
3142 {
3143 struct skge_port *skge;
3144 struct net_device *dev = alloc_etherdev(sizeof(*skge));
3145
3146 if (!dev) {
3147 printk(KERN_ERR "skge etherdev alloc failed");
3148 return NULL;
3149 }
3150
3151 SET_MODULE_OWNER(dev);
3152 SET_NETDEV_DEV(dev, &hw->pdev->dev);
3153 dev->open = skge_up;
3154 dev->stop = skge_down;
3155 dev->do_ioctl = skge_ioctl;
3156 dev->hard_start_xmit = skge_xmit_frame;
3157 dev->get_stats = skge_get_stats;
3158 if (hw->chip_id == CHIP_ID_GENESIS)
3159 dev->set_multicast_list = genesis_set_multicast;
3160 else
3161 dev->set_multicast_list = yukon_set_multicast;
3162
3163 dev->set_mac_address = skge_set_mac_address;
3164 dev->change_mtu = skge_change_mtu;
3165 SET_ETHTOOL_OPS(dev, &skge_ethtool_ops);
3166 dev->tx_timeout = skge_tx_timeout;
3167 dev->watchdog_timeo = TX_WATCHDOG;
3168 dev->poll = skge_poll;
3169 dev->weight = NAPI_WEIGHT;
3170 #ifdef CONFIG_NET_POLL_CONTROLLER
3171 dev->poll_controller = skge_netpoll;
3172 #endif
3173 dev->irq = hw->pdev->irq;
3174 dev->features = NETIF_F_LLTX;
3175 if (highmem)
3176 dev->features |= NETIF_F_HIGHDMA;
3177
3178 skge = netdev_priv(dev);
3179 skge->netdev = dev;
3180 skge->hw = hw;
3181 skge->msg_enable = netif_msg_init(debug, default_msg);
3182 skge->tx_ring.count = DEFAULT_TX_RING_SIZE;
3183 skge->rx_ring.count = DEFAULT_RX_RING_SIZE;
3184
3185 /* Auto speed and flow control */
3186 skge->autoneg = AUTONEG_ENABLE;
3187 skge->flow_control = FLOW_MODE_SYMMETRIC;
3188 skge->duplex = -1;
3189 skge->speed = -1;
3190 skge->advertising = skge_supported_modes(hw);
3191
3192 hw->dev[port] = dev;
3193
3194 skge->port = port;
3195
3196 spin_lock_init(&skge->tx_lock);
3197
3198 if (hw->chip_id != CHIP_ID_GENESIS) {
3199 dev->features |= NETIF_F_IP_CSUM | NETIF_F_SG;
3200 skge->rx_csum = 1;
3201 }
3202
3203 /* read the mac address */
3204 memcpy_fromio(dev->dev_addr, hw->regs + B2_MAC_1 + port*8, ETH_ALEN);
3205 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
3206
3207 /* device is off until link detection */
3208 netif_carrier_off(dev);
3209 netif_stop_queue(dev);
3210
3211 return dev;
3212 }
3213
3214 static void __devinit skge_show_addr(struct net_device *dev)
3215 {
3216 const struct skge_port *skge = netdev_priv(dev);
3217
3218 if (netif_msg_probe(skge))
3219 printk(KERN_INFO PFX "%s: addr %02x:%02x:%02x:%02x:%02x:%02x\n",
3220 dev->name,
3221 dev->dev_addr[0], dev->dev_addr[1], dev->dev_addr[2],
3222 dev->dev_addr[3], dev->dev_addr[4], dev->dev_addr[5]);
3223 }
3224
3225 static int __devinit skge_probe(struct pci_dev *pdev,
3226 const struct pci_device_id *ent)
3227 {
3228 struct net_device *dev, *dev1;
3229 struct skge_hw *hw;
3230 int err, using_dac = 0;
3231
3232 if ((err = pci_enable_device(pdev))) {
3233 printk(KERN_ERR PFX "%s cannot enable PCI device\n",
3234 pci_name(pdev));
3235 goto err_out;
3236 }
3237
3238 if ((err = pci_request_regions(pdev, DRV_NAME))) {
3239 printk(KERN_ERR PFX "%s cannot obtain PCI resources\n",
3240 pci_name(pdev));
3241 goto err_out_disable_pdev;
3242 }
3243
3244 pci_set_master(pdev);
3245
3246 if (sizeof(dma_addr_t) > sizeof(u32) &&
3247 !(err = pci_set_dma_mask(pdev, DMA_64BIT_MASK))) {
3248 using_dac = 1;
3249 err = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK);
3250 if (err < 0) {
3251 printk(KERN_ERR PFX "%s unable to obtain 64 bit DMA "
3252 "for consistent allocations\n", pci_name(pdev));
3253 goto err_out_free_regions;
3254 }
3255 } else {
3256 err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
3257 if (err) {
3258 printk(KERN_ERR PFX "%s no usable DMA configuration\n",
3259 pci_name(pdev));
3260 goto err_out_free_regions;
3261 }
3262 }
3263
3264 #ifdef __BIG_ENDIAN
3265 /* byte swap descriptors in hardware */
3266 {
3267 u32 reg;
3268
3269 pci_read_config_dword(pdev, PCI_DEV_REG2, &reg);
3270 reg |= PCI_REV_DESC;
3271 pci_write_config_dword(pdev, PCI_DEV_REG2, reg);
3272 }
3273 #endif
3274
3275 err = -ENOMEM;
3276 hw = kzalloc(sizeof(*hw), GFP_KERNEL);
3277 if (!hw) {
3278 printk(KERN_ERR PFX "%s: cannot allocate hardware struct\n",
3279 pci_name(pdev));
3280 goto err_out_free_regions;
3281 }
3282
3283 hw->pdev = pdev;
3284 spin_lock_init(&hw->phy_lock);
3285 tasklet_init(&hw->ext_tasklet, skge_extirq, (unsigned long) hw);
3286
3287 hw->regs = ioremap_nocache(pci_resource_start(pdev, 0), 0x4000);
3288 if (!hw->regs) {
3289 printk(KERN_ERR PFX "%s: cannot map device registers\n",
3290 pci_name(pdev));
3291 goto err_out_free_hw;
3292 }
3293
3294 if ((err = request_irq(pdev->irq, skge_intr, SA_SHIRQ, DRV_NAME, hw))) {
3295 printk(KERN_ERR PFX "%s: cannot assign irq %d\n",
3296 pci_name(pdev), pdev->irq);
3297 goto err_out_iounmap;
3298 }
3299 pci_set_drvdata(pdev, hw);
3300
3301 err = skge_reset(hw);
3302 if (err)
3303 goto err_out_free_irq;
3304
3305 printk(KERN_INFO PFX DRV_VERSION " addr 0x%lx irq %d chip %s rev %d\n",
3306 pci_resource_start(pdev, 0), pdev->irq,
3307 skge_board_name(hw), hw->chip_rev);
3308
3309 if ((dev = skge_devinit(hw, 0, using_dac)) == NULL)
3310 goto err_out_led_off;
3311
3312 if ((err = register_netdev(dev))) {
3313 printk(KERN_ERR PFX "%s: cannot register net device\n",
3314 pci_name(pdev));
3315 goto err_out_free_netdev;
3316 }
3317
3318 skge_show_addr(dev);
3319
3320 if (hw->ports > 1 && (dev1 = skge_devinit(hw, 1, using_dac))) {
3321 if (register_netdev(dev1) == 0)
3322 skge_show_addr(dev1);
3323 else {
3324 /* Failure to register second port need not be fatal */
3325 printk(KERN_WARNING PFX "register of second port failed\n");
3326 hw->dev[1] = NULL;
3327 free_netdev(dev1);
3328 }
3329 }
3330
3331 return 0;
3332
3333 err_out_free_netdev:
3334 free_netdev(dev);
3335 err_out_led_off:
3336 skge_write16(hw, B0_LED, LED_STAT_OFF);
3337 err_out_free_irq:
3338 free_irq(pdev->irq, hw);
3339 err_out_iounmap:
3340 iounmap(hw->regs);
3341 err_out_free_hw:
3342 kfree(hw);
3343 err_out_free_regions:
3344 pci_release_regions(pdev);
3345 err_out_disable_pdev:
3346 pci_disable_device(pdev);
3347 pci_set_drvdata(pdev, NULL);
3348 err_out:
3349 return err;
3350 }
3351
3352 static void __devexit skge_remove(struct pci_dev *pdev)
3353 {
3354 struct skge_hw *hw = pci_get_drvdata(pdev);
3355 struct net_device *dev0, *dev1;
3356
3357 if (!hw)
3358 return;
3359
3360 if ((dev1 = hw->dev[1]))
3361 unregister_netdev(dev1);
3362 dev0 = hw->dev[0];
3363 unregister_netdev(dev0);
3364
3365 skge_write32(hw, B0_IMSK, 0);
3366 skge_write16(hw, B0_LED, LED_STAT_OFF);
3367 skge_pci_clear(hw);
3368 skge_write8(hw, B0_CTST, CS_RST_SET);
3369
3370 tasklet_kill(&hw->ext_tasklet);
3371
3372 free_irq(pdev->irq, hw);
3373 pci_release_regions(pdev);
3374 pci_disable_device(pdev);
3375 if (dev1)
3376 free_netdev(dev1);
3377 free_netdev(dev0);
3378
3379 iounmap(hw->regs);
3380 kfree(hw);
3381 pci_set_drvdata(pdev, NULL);
3382 }
3383
3384 #ifdef CONFIG_PM
3385 static int skge_suspend(struct pci_dev *pdev, pm_message_t state)
3386 {
3387 struct skge_hw *hw = pci_get_drvdata(pdev);
3388 int i, wol = 0;
3389
3390 for (i = 0; i < 2; i++) {
3391 struct net_device *dev = hw->dev[i];
3392
3393 if (dev) {
3394 struct skge_port *skge = netdev_priv(dev);
3395 if (netif_running(dev)) {
3396 netif_carrier_off(dev);
3397 if (skge->wol)
3398 netif_stop_queue(dev);
3399 else
3400 skge_down(dev);
3401 }
3402 netif_device_detach(dev);
3403 wol |= skge->wol;
3404 }
3405 }
3406
3407 pci_save_state(pdev);
3408 pci_enable_wake(pdev, pci_choose_state(pdev, state), wol);
3409 pci_disable_device(pdev);
3410 pci_set_power_state(pdev, pci_choose_state(pdev, state));
3411
3412 return 0;
3413 }
3414
3415 static int skge_resume(struct pci_dev *pdev)
3416 {
3417 struct skge_hw *hw = pci_get_drvdata(pdev);
3418 int i;
3419
3420 pci_set_power_state(pdev, PCI_D0);
3421 pci_restore_state(pdev);
3422 pci_enable_wake(pdev, PCI_D0, 0);
3423
3424 skge_reset(hw);
3425
3426 for (i = 0; i < 2; i++) {
3427 struct net_device *dev = hw->dev[i];
3428 if (dev) {
3429 netif_device_attach(dev);
3430 if (netif_running(dev) && skge_up(dev))
3431 dev_close(dev);
3432 }
3433 }
3434 return 0;
3435 }
3436 #endif
3437
3438 static struct pci_driver skge_driver = {
3439 .name = DRV_NAME,
3440 .id_table = skge_id_table,
3441 .probe = skge_probe,
3442 .remove = __devexit_p(skge_remove),
3443 #ifdef CONFIG_PM
3444 .suspend = skge_suspend,
3445 .resume = skge_resume,
3446 #endif
3447 };
3448
3449 static int __init skge_init_module(void)
3450 {
3451 return pci_module_init(&skge_driver);
3452 }
3453
3454 static void __exit skge_cleanup_module(void)
3455 {
3456 pci_unregister_driver(&skge_driver);
3457 }
3458
3459 module_init(skge_init_module);
3460 module_exit(skge_cleanup_module);
Linux kernel - Deliverables
This page took 0.107847 seconds and 4 git commands to generate.