projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge drm-fixes into drm-next.
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_tv.c
CommitLineData
79e53945
JB		 1/*
2 * Copyright © 2006-2008 Intel Corporation
3 * Jesse Barnes <jesse.barnes@intel.com>
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice (including the next
13 * paragraph) shall be included in all copies or substantial portions of the
14 * Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22 * DEALINGS IN THE SOFTWARE.
23 *
24 * Authors:
25 * Eric Anholt <eric@anholt.net>
26 *
27 */
28
29/** @file
30 * Integrated TV-out support for the 915GM and 945GM.
31 */
32
760285e7 33#include <drm/drmP.h>
c6f95f27 34#include <drm/drm_atomic_helper.h>
760285e7
DH		 35#include <drm/drm_crtc.h>
36#include <drm/drm_edid.h>
79e53945 37#include "intel_drv.h"
760285e7 38#include <drm/i915_drm.h>
79e53945
JB		 39#include "i915_drv.h"
40
41enum tv_margin {
42 TV_MARGIN_LEFT, TV_MARGIN_TOP,
43 TV_MARGIN_RIGHT, TV_MARGIN_BOTTOM
44};
45
46/** Private structure for the integrated TV support */
ea5b213a
CW		 47struct intel_tv {
48 struct intel_encoder base;
49
79e53945 50 int type;
763a4a01 51 const char *tv_format;
79e53945
JB		 52 int margin[4];
53 u32 save_TV_H_CTL_1;
54 u32 save_TV_H_CTL_2;
55 u32 save_TV_H_CTL_3;
56 u32 save_TV_V_CTL_1;
57 u32 save_TV_V_CTL_2;
58 u32 save_TV_V_CTL_3;
59 u32 save_TV_V_CTL_4;
60 u32 save_TV_V_CTL_5;
61 u32 save_TV_V_CTL_6;
62 u32 save_TV_V_CTL_7;
63 u32 save_TV_SC_CTL_1, save_TV_SC_CTL_2, save_TV_SC_CTL_3;
64
65 u32 save_TV_CSC_Y;
66 u32 save_TV_CSC_Y2;
67 u32 save_TV_CSC_U;
68 u32 save_TV_CSC_U2;
69 u32 save_TV_CSC_V;
70 u32 save_TV_CSC_V2;
71 u32 save_TV_CLR_KNOBS;
72 u32 save_TV_CLR_LEVEL;
73 u32 save_TV_WIN_POS;
74 u32 save_TV_WIN_SIZE;
75 u32 save_TV_FILTER_CTL_1;
76 u32 save_TV_FILTER_CTL_2;
77 u32 save_TV_FILTER_CTL_3;
78
79 u32 save_TV_H_LUMA[60];
80 u32 save_TV_H_CHROMA[60];
81 u32 save_TV_V_LUMA[43];
82 u32 save_TV_V_CHROMA[43];
83
84 u32 save_TV_DAC;
85 u32 save_TV_CTL;
86};
87
88struct video_levels {
89 int blank, black, burst;
90};
91
92struct color_conversion {
93 u16 ry, gy, by, ay;
94 u16 ru, gu, bu, au;
95 u16 rv, gv, bv, av;
96};
97
98static const u32 filter_table[] = {
99 0xB1403000, 0x2E203500, 0x35002E20, 0x3000B140,
100 0x35A0B160, 0x2DC02E80, 0xB1403480, 0xB1603000,
101 0x2EA03640, 0x34002D80, 0x3000B120, 0x36E0B160,
102 0x2D202EF0, 0xB1203380, 0xB1603000, 0x2F303780,
103 0x33002CC0, 0x3000B100, 0x3820B160, 0x2C802F50,
104 0xB10032A0, 0xB1603000, 0x2F9038C0, 0x32202C20,
105 0x3000B0E0, 0x3980B160, 0x2BC02FC0, 0xB0E031C0,
106 0xB1603000, 0x2FF03A20, 0x31602B60, 0xB020B0C0,
107 0x3AE0B160, 0x2B001810, 0xB0C03120, 0xB140B020,
108 0x18283BA0, 0x30C02A80, 0xB020B0A0, 0x3C60B140,
109 0x2A201838, 0xB0A03080, 0xB120B020, 0x18383D20,
110 0x304029C0, 0xB040B080, 0x3DE0B100, 0x29601848,
111 0xB0803000, 0xB100B040, 0x18483EC0, 0xB0402900,
112 0xB040B060, 0x3F80B0C0, 0x28801858, 0xB060B080,
113 0xB0A0B060, 0x18602820, 0xB0A02820, 0x0000B060,
114 0xB1403000, 0x2E203500, 0x35002E20, 0x3000B140,
115 0x35A0B160, 0x2DC02E80, 0xB1403480, 0xB1603000,
116 0x2EA03640, 0x34002D80, 0x3000B120, 0x36E0B160,
117 0x2D202EF0, 0xB1203380, 0xB1603000, 0x2F303780,
118 0x33002CC0, 0x3000B100, 0x3820B160, 0x2C802F50,
119 0xB10032A0, 0xB1603000, 0x2F9038C0, 0x32202C20,
120 0x3000B0E0, 0x3980B160, 0x2BC02FC0, 0xB0E031C0,
121 0xB1603000, 0x2FF03A20, 0x31602B60, 0xB020B0C0,
122 0x3AE0B160, 0x2B001810, 0xB0C03120, 0xB140B020,
123 0x18283BA0, 0x30C02A80, 0xB020B0A0, 0x3C60B140,
124 0x2A201838, 0xB0A03080, 0xB120B020, 0x18383D20,
125 0x304029C0, 0xB040B080, 0x3DE0B100, 0x29601848,
126 0xB0803000, 0xB100B040, 0x18483EC0, 0xB0402900,
127 0xB040B060, 0x3F80B0C0, 0x28801858, 0xB060B080,
128 0xB0A0B060, 0x18602820, 0xB0A02820, 0x0000B060,
129 0x36403000, 0x2D002CC0, 0x30003640, 0x2D0036C0,
130 0x35C02CC0, 0x37403000, 0x2C802D40, 0x30003540,
131 0x2D8037C0, 0x34C02C40, 0x38403000, 0x2BC02E00,
132 0x30003440, 0x2E2038C0, 0x34002B80, 0x39803000,
133 0x2B402E40, 0x30003380, 0x2E603A00, 0x33402B00,
134 0x3A803040, 0x2A802EA0, 0x30403300, 0x2EC03B40,
135 0x32802A40, 0x3C003040, 0x2A002EC0, 0x30803240,
136 0x2EC03C80, 0x320029C0, 0x3D403080, 0x29402F00,
137 0x308031C0, 0x2F203DC0, 0x31802900, 0x3E8030C0,
138 0x28802F40, 0x30C03140, 0x2F203F40, 0x31402840,
139 0x28003100, 0x28002F00, 0x00003100, 0x36403000,
140 0x2D002CC0, 0x30003640, 0x2D0036C0,
141 0x35C02CC0, 0x37403000, 0x2C802D40, 0x30003540,
142 0x2D8037C0, 0x34C02C40, 0x38403000, 0x2BC02E00,
143 0x30003440, 0x2E2038C0, 0x34002B80, 0x39803000,
144 0x2B402E40, 0x30003380, 0x2E603A00, 0x33402B00,
145 0x3A803040, 0x2A802EA0, 0x30403300, 0x2EC03B40,
146 0x32802A40, 0x3C003040, 0x2A002EC0, 0x30803240,
147 0x2EC03C80, 0x320029C0, 0x3D403080, 0x29402F00,
148 0x308031C0, 0x2F203DC0, 0x31802900, 0x3E8030C0,
149 0x28802F40, 0x30C03140, 0x2F203F40, 0x31402840,
150 0x28003100, 0x28002F00, 0x00003100,
151};
152
153/*
154 * Color conversion values have 3 separate fixed point formats:
155 *
156 * 10 bit fields (ay, au)
157 * 1.9 fixed point (b.bbbbbbbbb)
158 * 11 bit fields (ry, by, ru, gu, gv)
159 * exp.mantissa (ee.mmmmmmmmm)
160 * ee = 00 = 10^-1 (0.mmmmmmmmm)
161 * ee = 01 = 10^-2 (0.0mmmmmmmmm)
162 * ee = 10 = 10^-3 (0.00mmmmmmmmm)
163 * ee = 11 = 10^-4 (0.000mmmmmmmmm)
164 * 12 bit fields (gy, rv, bu)
165 * exp.mantissa (eee.mmmmmmmmm)
166 * eee = 000 = 10^-1 (0.mmmmmmmmm)
167 * eee = 001 = 10^-2 (0.0mmmmmmmmm)
168 * eee = 010 = 10^-3 (0.00mmmmmmmmm)
169 * eee = 011 = 10^-4 (0.000mmmmmmmmm)
170 * eee = 100 = reserved
171 * eee = 101 = reserved
172 * eee = 110 = reserved
173 * eee = 111 = 10^0 (m.mmmmmmmm) (only usable for 1.0 representation)
174 *
175 * Saturation and contrast are 8 bits, with their own representation:
176 * 8 bit field (saturation, contrast)
177 * exp.mantissa (ee.mmmmmm)
178 * ee = 00 = 10^-1 (0.mmmmmm)
179 * ee = 01 = 10^0 (m.mmmmm)
180 * ee = 10 = 10^1 (mm.mmmm)
181 * ee = 11 = 10^2 (mmm.mmm)
182 *
183 * Simple conversion function:
184 *
185 * static u32
186 * float_to_csc_11(float f)
187 * {
188 * u32 exp;
189 * u32 mant;
190 * u32 ret;
191 *
192 * if (f < 0)
193 * f = -f;
194 *
195 * if (f >= 1) {
196 * exp = 0x7;
0206e353 197 * mant = 1 << 8;
79e53945
JB		 198 * } else {
199 * for (exp = 0; exp < 3 && f < 0.5; exp++)
0206e353 200 * f *= 2.0;
79e53945
JB		 201 * mant = (f * (1 << 9) + 0.5);
202 * if (mant >= (1 << 9))
203 * mant = (1 << 9) - 1;
204 * }
205 * ret = (exp << 9) | mant;
206 * return ret;
207 * }
208 */
209
210/*
211 * Behold, magic numbers! If we plant them they might grow a big
212 * s-video cable to the sky... or something.
213 *
214 * Pre-converted to appropriate hex value.
215 */
216
217/*
218 * PAL & NTSC values for composite & s-video connections
219 */
220static const struct color_conversion ntsc_m_csc_composite = {
221 .ry = 0x0332, .gy = 0x012d, .by = 0x07d3, .ay = 0x0104,
ba01079c
ZW		 222 .ru = 0x0733, .gu = 0x052d, .bu = 0x05c7, .au = 0x0200,
223 .rv = 0x0340, .gv = 0x030c, .bv = 0x06d0, .av = 0x0200,
79e53945
JB		 224};
225
226static const struct video_levels ntsc_m_levels_composite = {
227 .blank = 225, .black = 267, .burst = 113,
228};
229
230static const struct color_conversion ntsc_m_csc_svideo = {
ba01079c
ZW		 231 .ry = 0x0332, .gy = 0x012d, .by = 0x07d3, .ay = 0x0133,
232 .ru = 0x076a, .gu = 0x0564, .bu = 0x030d, .au = 0x0200,
233 .rv = 0x037a, .gv = 0x033d, .bv = 0x06f6, .av = 0x0200,
79e53945
JB		 234};
235
236static const struct video_levels ntsc_m_levels_svideo = {
237 .blank = 266, .black = 316, .burst = 133,
238};
239
240static const struct color_conversion ntsc_j_csc_composite = {
241 .ry = 0x0332, .gy = 0x012d, .by = 0x07d3, .ay = 0x0119,
ba01079c
ZW		 242 .ru = 0x074c, .gu = 0x0546, .bu = 0x05ec, .au = 0x0200,
243 .rv = 0x035a, .gv = 0x0322, .bv = 0x06e1, .av = 0x0200,
79e53945
JB		 244};
245
246static const struct video_levels ntsc_j_levels_composite = {
247 .blank = 225, .black = 225, .burst = 113,
248};
249
250static const struct color_conversion ntsc_j_csc_svideo = {
251 .ry = 0x0332, .gy = 0x012d, .by = 0x07d3, .ay = 0x014c,
ba01079c
ZW		 252 .ru = 0x0788, .gu = 0x0581, .bu = 0x0322, .au = 0x0200,
253 .rv = 0x0399, .gv = 0x0356, .bv = 0x070a, .av = 0x0200,
79e53945
JB		 254};
255
256static const struct video_levels ntsc_j_levels_svideo = {
257 .blank = 266, .black = 266, .burst = 133,
258};
259
260static const struct color_conversion pal_csc_composite = {
261 .ry = 0x0332, .gy = 0x012d, .by = 0x07d3, .ay = 0x0113,
ba01079c
ZW		 262 .ru = 0x0745, .gu = 0x053f, .bu = 0x05e1, .au = 0x0200,
263 .rv = 0x0353, .gv = 0x031c, .bv = 0x06dc, .av = 0x0200,
79e53945
JB		 264};
265
266static const struct video_levels pal_levels_composite = {
267 .blank = 237, .black = 237, .burst = 118,
268};
269
270static const struct color_conversion pal_csc_svideo = {
271 .ry = 0x0332, .gy = 0x012d, .by = 0x07d3, .ay = 0x0145,
ba01079c
ZW		 272 .ru = 0x0780, .gu = 0x0579, .bu = 0x031c, .au = 0x0200,
273 .rv = 0x0390, .gv = 0x034f, .bv = 0x0705, .av = 0x0200,
79e53945
JB		 274};
275
276static const struct video_levels pal_levels_svideo = {
277 .blank = 280, .black = 280, .burst = 139,
278};
279
280static const struct color_conversion pal_m_csc_composite = {
281 .ry = 0x0332, .gy = 0x012d, .by = 0x07d3, .ay = 0x0104,
ba01079c
ZW		 282 .ru = 0x0733, .gu = 0x052d, .bu = 0x05c7, .au = 0x0200,
283 .rv = 0x0340, .gv = 0x030c, .bv = 0x06d0, .av = 0x0200,
79e53945
JB		 284};
285
286static const struct video_levels pal_m_levels_composite = {
287 .blank = 225, .black = 267, .burst = 113,
288};
289
290static const struct color_conversion pal_m_csc_svideo = {
ba01079c
ZW		 291 .ry = 0x0332, .gy = 0x012d, .by = 0x07d3, .ay = 0x0133,
292 .ru = 0x076a, .gu = 0x0564, .bu = 0x030d, .au = 0x0200,
293 .rv = 0x037a, .gv = 0x033d, .bv = 0x06f6, .av = 0x0200,
79e53945
JB		 294};
295
296static const struct video_levels pal_m_levels_svideo = {
297 .blank = 266, .black = 316, .burst = 133,
298};
299
300static const struct color_conversion pal_n_csc_composite = {
301 .ry = 0x0332, .gy = 0x012d, .by = 0x07d3, .ay = 0x0104,
ba01079c
ZW		 302 .ru = 0x0733, .gu = 0x052d, .bu = 0x05c7, .au = 0x0200,
303 .rv = 0x0340, .gv = 0x030c, .bv = 0x06d0, .av = 0x0200,
79e53945
JB		 304};
305
306static const struct video_levels pal_n_levels_composite = {
307 .blank = 225, .black = 267, .burst = 118,
308};
309
310static const struct color_conversion pal_n_csc_svideo = {
ba01079c
ZW		 311 .ry = 0x0332, .gy = 0x012d, .by = 0x07d3, .ay = 0x0133,
312 .ru = 0x076a, .gu = 0x0564, .bu = 0x030d, .au = 0x0200,
313 .rv = 0x037a, .gv = 0x033d, .bv = 0x06f6, .av = 0x0200,
79e53945
JB		 314};
315
316static const struct video_levels pal_n_levels_svideo = {
317 .blank = 266, .black = 316, .burst = 139,
318};
319
320/*
321 * Component connections
322 */
323static const struct color_conversion sdtv_csc_yprpb = {
ba01079c
ZW		 324 .ry = 0x0332, .gy = 0x012d, .by = 0x07d3, .ay = 0x0145,
325 .ru = 0x0559, .gu = 0x0353, .bu = 0x0100, .au = 0x0200,
326 .rv = 0x0100, .gv = 0x03ad, .bv = 0x074d, .av = 0x0200,
79e53945
JB		 327};
328
329static const struct color_conversion sdtv_csc_rgb = {
330 .ry = 0x0000, .gy = 0x0f00, .by = 0x0000, .ay = 0x0166,
331 .ru = 0x0000, .gu = 0x0000, .bu = 0x0f00, .au = 0x0166,
332 .rv = 0x0f00, .gv = 0x0000, .bv = 0x0000, .av = 0x0166,
333};
334
335static const struct color_conversion hdtv_csc_yprpb = {
ba01079c
ZW		 336 .ry = 0x05b3, .gy = 0x016e, .by = 0x0728, .ay = 0x0145,
337 .ru = 0x07d5, .gu = 0x038b, .bu = 0x0100, .au = 0x0200,
338 .rv = 0x0100, .gv = 0x03d1, .bv = 0x06bc, .av = 0x0200,
79e53945
JB		 339};
340
341static const struct color_conversion hdtv_csc_rgb = {
342 .ry = 0x0000, .gy = 0x0f00, .by = 0x0000, .ay = 0x0166,
343 .ru = 0x0000, .gu = 0x0000, .bu = 0x0f00, .au = 0x0166,
344 .rv = 0x0f00, .gv = 0x0000, .bv = 0x0000, .av = 0x0166,
345};
346
347static const struct video_levels component_levels = {
348 .blank = 279, .black = 279, .burst = 0,
349};
350
351
352struct tv_mode {
763a4a01 353 const char *name;
79e53945
JB		 354 int clock;
355 int refresh; /* in millihertz (for precision) */
356 u32 oversample;
357 int hsync_end, hblank_start, hblank_end, htotal;
358 bool progressive, trilevel_sync, component_only;
359 int vsync_start_f1, vsync_start_f2, vsync_len;
360 bool veq_ena;
361 int veq_start_f1, veq_start_f2, veq_len;
362 int vi_end_f1, vi_end_f2, nbr_end;
363 bool burst_ena;
364 int hburst_start, hburst_len;
365 int vburst_start_f1, vburst_end_f1;
366 int vburst_start_f2, vburst_end_f2;
367 int vburst_start_f3, vburst_end_f3;
368 int vburst_start_f4, vburst_end_f4;
369 /*
370 * subcarrier programming
371 */
372 int dda2_size, dda3_size, dda1_inc, dda2_inc, dda3_inc;
373 u32 sc_reset;
374 bool pal_burst;
375 /*
376 * blank/black levels
377 */
378 const struct video_levels *composite_levels, *svideo_levels;
379 const struct color_conversion *composite_color, *svideo_color;
380 const u32 *filter_table;
381 int max_srcw;
382};
383
384
385/*
386 * Sub carrier DDA
387 *
388 * I think this works as follows:
389 *
390 * subcarrier freq = pixel_clock * (dda1_inc + dda2_inc / dda2_size) / 4096
391 *
392 * Presumably, when dda3 is added in, it gets to adjust the dda2_inc value
393 *
394 * So,
395 * dda1_ideal = subcarrier/pixel * 4096
396 * dda1_inc = floor (dda1_ideal)
397 * dda2 = dda1_ideal - dda1_inc
398 *
399 * then pick a ratio for dda2 that gives the closest approximation. If
400 * you can't get close enough, you can play with dda3 as well. This
401 * seems likely to happen when dda2 is small as the jumps would be larger
402 *
403 * To invert this,
404 *
405 * pixel_clock = subcarrier * 4096 / (dda1_inc + dda2_inc / dda2_size)
406 *
407 * The constants below were all computed using a 107.520MHz clock
408 */
409
410/**
411 * Register programming values for TV modes.
412 *
413 * These values account for -1s required.
414 */
415
005568be 416static const struct tv_mode tv_modes[] = {
79e53945
JB		 417 {
418 .name = "NTSC-M",
ba01079c 419 .clock = 108000,
23bd15ec 420 .refresh = 59940,
79e53945
JB		 421 .oversample = TV_OVERSAMPLE_8X,
422 .component_only = 0,
423 /* 525 Lines, 60 Fields, 15.734KHz line, Sub-Carrier 3.580MHz */
424
425 .hsync_end = 64, .hblank_end = 124,
426 .hblank_start = 836, .htotal = 857,
427
428 .progressive = false, .trilevel_sync = false,
429
430 .vsync_start_f1 = 6, .vsync_start_f2 = 7,
431 .vsync_len = 6,
432
0206e353 433 .veq_ena = true, .veq_start_f1 = 0,
79e53945
JB		 434 .veq_start_f2 = 1, .veq_len = 18,
435
436 .vi_end_f1 = 20, .vi_end_f2 = 21,
437 .nbr_end = 240,
438
439 .burst_ena = true,
440 .hburst_start = 72, .hburst_len = 34,
441 .vburst_start_f1 = 9, .vburst_end_f1 = 240,
442 .vburst_start_f2 = 10, .vburst_end_f2 = 240,
443 .vburst_start_f3 = 9, .vburst_end_f3 = 240,
444 .vburst_start_f4 = 10, .vburst_end_f4 = 240,
445
446 /* desired 3.5800000 actual 3.5800000 clock 107.52 */
ba01079c
ZW		 447 .dda1_inc = 135,
448 .dda2_inc = 20800, .dda2_size = 27456,
79e53945
JB		 449 .dda3_inc = 0, .dda3_size = 0,
450 .sc_reset = TV_SC_RESET_EVERY_4,
451 .pal_burst = false,
452
453 .composite_levels = &ntsc_m_levels_composite,
454 .composite_color = &ntsc_m_csc_composite,
455 .svideo_levels = &ntsc_m_levels_svideo,
456 .svideo_color = &ntsc_m_csc_svideo,
457
458 .filter_table = filter_table,
459 },
460 {
461 .name = "NTSC-443",
ba01079c 462 .clock = 108000,
23bd15ec 463 .refresh = 59940,
79e53945
JB		 464 .oversample = TV_OVERSAMPLE_8X,
465 .component_only = 0,
466 /* 525 Lines, 60 Fields, 15.734KHz line, Sub-Carrier 4.43MHz */
467 .hsync_end = 64, .hblank_end = 124,
468 .hblank_start = 836, .htotal = 857,
469
470 .progressive = false, .trilevel_sync = false,
471
472 .vsync_start_f1 = 6, .vsync_start_f2 = 7,
473 .vsync_len = 6,
474
0206e353 475 .veq_ena = true, .veq_start_f1 = 0,
79e53945
JB		 476 .veq_start_f2 = 1, .veq_len = 18,
477
478 .vi_end_f1 = 20, .vi_end_f2 = 21,
479 .nbr_end = 240,
480
3ca87e82 481 .burst_ena = true,
79e53945
JB		 482 .hburst_start = 72, .hburst_len = 34,
483 .vburst_start_f1 = 9, .vburst_end_f1 = 240,
484 .vburst_start_f2 = 10, .vburst_end_f2 = 240,
485 .vburst_start_f3 = 9, .vburst_end_f3 = 240,
486 .vburst_start_f4 = 10, .vburst_end_f4 = 240,
487
488 /* desired 4.4336180 actual 4.4336180 clock 107.52 */
489 .dda1_inc = 168,
ba01079c
ZW		 490 .dda2_inc = 4093, .dda2_size = 27456,
491 .dda3_inc = 310, .dda3_size = 525,
492 .sc_reset = TV_SC_RESET_NEVER,
493 .pal_burst = false,
79e53945
JB		 494
495 .composite_levels = &ntsc_m_levels_composite,
496 .composite_color = &ntsc_m_csc_composite,
497 .svideo_levels = &ntsc_m_levels_svideo,
498 .svideo_color = &ntsc_m_csc_svideo,
499
500 .filter_table = filter_table,
501 },
502 {
503 .name = "NTSC-J",
ba01079c 504 .clock = 108000,
23bd15ec 505 .refresh = 59940,
79e53945
JB		 506 .oversample = TV_OVERSAMPLE_8X,
507 .component_only = 0,
508
509 /* 525 Lines, 60 Fields, 15.734KHz line, Sub-Carrier 3.580MHz */
510 .hsync_end = 64, .hblank_end = 124,
511 .hblank_start = 836, .htotal = 857,
512
513 .progressive = false, .trilevel_sync = false,
514
515 .vsync_start_f1 = 6, .vsync_start_f2 = 7,
516 .vsync_len = 6,
517
0206e353 518 .veq_ena = true, .veq_start_f1 = 0,
79e53945
JB		 519 .veq_start_f2 = 1, .veq_len = 18,
520
521 .vi_end_f1 = 20, .vi_end_f2 = 21,
522 .nbr_end = 240,
523
524 .burst_ena = true,
525 .hburst_start = 72, .hburst_len = 34,
526 .vburst_start_f1 = 9, .vburst_end_f1 = 240,
527 .vburst_start_f2 = 10, .vburst_end_f2 = 240,
528 .vburst_start_f3 = 9, .vburst_end_f3 = 240,
529 .vburst_start_f4 = 10, .vburst_end_f4 = 240,
530
531 /* desired 3.5800000 actual 3.5800000 clock 107.52 */
ba01079c
ZW		 532 .dda1_inc = 135,
533 .dda2_inc = 20800, .dda2_size = 27456,
79e53945
JB		 534 .dda3_inc = 0, .dda3_size = 0,
535 .sc_reset = TV_SC_RESET_EVERY_4,
536 .pal_burst = false,
537
538 .composite_levels = &ntsc_j_levels_composite,
539 .composite_color = &ntsc_j_csc_composite,
540 .svideo_levels = &ntsc_j_levels_svideo,
541 .svideo_color = &ntsc_j_csc_svideo,
542
543 .filter_table = filter_table,
544 },
545 {
546 .name = "PAL-M",
ba01079c 547 .clock = 108000,
23bd15ec 548 .refresh = 59940,
79e53945
JB		 549 .oversample = TV_OVERSAMPLE_8X,
550 .component_only = 0,
551
552 /* 525 Lines, 60 Fields, 15.734KHz line, Sub-Carrier 3.580MHz */
553 .hsync_end = 64, .hblank_end = 124,
554 .hblank_start = 836, .htotal = 857,
555
556 .progressive = false, .trilevel_sync = false,
557
558 .vsync_start_f1 = 6, .vsync_start_f2 = 7,
559 .vsync_len = 6,
560
0206e353 561 .veq_ena = true, .veq_start_f1 = 0,
79e53945
JB		 562 .veq_start_f2 = 1, .veq_len = 18,
563
564 .vi_end_f1 = 20, .vi_end_f2 = 21,
565 .nbr_end = 240,
566
567 .burst_ena = true,
568 .hburst_start = 72, .hburst_len = 34,
569 .vburst_start_f1 = 9, .vburst_end_f1 = 240,
570 .vburst_start_f2 = 10, .vburst_end_f2 = 240,
571 .vburst_start_f3 = 9, .vburst_end_f3 = 240,
572 .vburst_start_f4 = 10, .vburst_end_f4 = 240,
573
574 /* desired 3.5800000 actual 3.5800000 clock 107.52 */
ba01079c
ZW		 575 .dda1_inc = 135,
576 .dda2_inc = 16704, .dda2_size = 27456,
79e53945 577 .dda3_inc = 0, .dda3_size = 0,
ba01079c
ZW		 578 .sc_reset = TV_SC_RESET_EVERY_8,
579 .pal_burst = true,
79e53945
JB		 580
581 .composite_levels = &pal_m_levels_composite,
582 .composite_color = &pal_m_csc_composite,
583 .svideo_levels = &pal_m_levels_svideo,
584 .svideo_color = &pal_m_csc_svideo,
585
586 .filter_table = filter_table,
587 },
588 {
589 /* 625 Lines, 50 Fields, 15.625KHz line, Sub-Carrier 4.434MHz */
590 .name = "PAL-N",
ba01079c 591 .clock = 108000,
23bd15ec 592 .refresh = 50000,
79e53945
JB		 593 .oversample = TV_OVERSAMPLE_8X,
594 .component_only = 0,
595
596 .hsync_end = 64, .hblank_end = 128,
597 .hblank_start = 844, .htotal = 863,
598
599 .progressive = false, .trilevel_sync = false,
600
601
602 .vsync_start_f1 = 6, .vsync_start_f2 = 7,
603 .vsync_len = 6,
604
0206e353 605 .veq_ena = true, .veq_start_f1 = 0,
79e53945
JB		 606 .veq_start_f2 = 1, .veq_len = 18,
607
608 .vi_end_f1 = 24, .vi_end_f2 = 25,
609 .nbr_end = 286,
610
611 .burst_ena = true,
0206e353 612 .hburst_start = 73, .hburst_len = 34,
79e53945
JB		 613 .vburst_start_f1 = 8, .vburst_end_f1 = 285,
614 .vburst_start_f2 = 8, .vburst_end_f2 = 286,
615 .vburst_start_f3 = 9, .vburst_end_f3 = 286,
616 .vburst_start_f4 = 9, .vburst_end_f4 = 285,
617
618
619 /* desired 4.4336180 actual 4.4336180 clock 107.52 */
ba01079c
ZW		 620 .dda1_inc = 135,
621 .dda2_inc = 23578, .dda2_size = 27648,
622 .dda3_inc = 134, .dda3_size = 625,
79e53945
JB		 623 .sc_reset = TV_SC_RESET_EVERY_8,
624 .pal_burst = true,
625
626 .composite_levels = &pal_n_levels_composite,
627 .composite_color = &pal_n_csc_composite,
628 .svideo_levels = &pal_n_levels_svideo,
629 .svideo_color = &pal_n_csc_svideo,
630
631 .filter_table = filter_table,
632 },
633 {
634 /* 625 Lines, 50 Fields, 15.625KHz line, Sub-Carrier 4.434MHz */
635 .name = "PAL",
ba01079c 636 .clock = 108000,
23bd15ec 637 .refresh = 50000,
79e53945
JB		 638 .oversample = TV_OVERSAMPLE_8X,
639 .component_only = 0,
640
ba01079c 641 .hsync_end = 64, .hblank_end = 142,
79e53945
JB		 642 .hblank_start = 844, .htotal = 863,
643
644 .progressive = false, .trilevel_sync = false,
645
646 .vsync_start_f1 = 5, .vsync_start_f2 = 6,
647 .vsync_len = 5,
648
0206e353 649 .veq_ena = true, .veq_start_f1 = 0,
79e53945
JB		 650 .veq_start_f2 = 1, .veq_len = 15,
651
652 .vi_end_f1 = 24, .vi_end_f2 = 25,
653 .nbr_end = 286,
654
655 .burst_ena = true,
656 .hburst_start = 73, .hburst_len = 32,
657 .vburst_start_f1 = 8, .vburst_end_f1 = 285,
658 .vburst_start_f2 = 8, .vburst_end_f2 = 286,
659 .vburst_start_f3 = 9, .vburst_end_f3 = 286,
660 .vburst_start_f4 = 9, .vburst_end_f4 = 285,
661
662 /* desired 4.4336180 actual 4.4336180 clock 107.52 */
663 .dda1_inc = 168,
ba01079c
ZW		 664 .dda2_inc = 4122, .dda2_size = 27648,
665 .dda3_inc = 67, .dda3_size = 625,
79e53945
JB		 666 .sc_reset = TV_SC_RESET_EVERY_8,
667 .pal_burst = true,
668
669 .composite_levels = &pal_levels_composite,
670 .composite_color = &pal_csc_composite,
671 .svideo_levels = &pal_levels_svideo,
672 .svideo_color = &pal_csc_svideo,
673
674 .filter_table = filter_table,
675 },
9589919f
RV		 676 {
677 .name = "480p",
678 .clock = 107520,
679 .refresh = 59940,
680 .oversample = TV_OVERSAMPLE_4X,
681 .component_only = 1,
682
683 .hsync_end = 64, .hblank_end = 122,
684 .hblank_start = 842, .htotal = 857,
685
686 .progressive = true, .trilevel_sync = false,
687
688 .vsync_start_f1 = 12, .vsync_start_f2 = 12,
689 .vsync_len = 12,
690
691 .veq_ena = false,
692
693 .vi_end_f1 = 44, .vi_end_f2 = 44,
694 .nbr_end = 479,
695
696 .burst_ena = false,
697
698 .filter_table = filter_table,
699 },
700 {
701 .name = "576p",
702 .clock = 107520,
703 .refresh = 50000,
704 .oversample = TV_OVERSAMPLE_4X,
705 .component_only = 1,
706
707 .hsync_end = 64, .hblank_end = 139,
708 .hblank_start = 859, .htotal = 863,
709
710 .progressive = true, .trilevel_sync = false,
711
712 .vsync_start_f1 = 10, .vsync_start_f2 = 10,
713 .vsync_len = 10,
714
715 .veq_ena = false,
716
717 .vi_end_f1 = 48, .vi_end_f2 = 48,
718 .nbr_end = 575,
719
720 .burst_ena = false,
721
722 .filter_table = filter_table,
723 },
79e53945
JB		 724 {
725 .name = "720p@60Hz",
726 .clock = 148800,
727 .refresh = 60000,
728 .oversample = TV_OVERSAMPLE_2X,
729 .component_only = 1,
730
731 .hsync_end = 80, .hblank_end = 300,
732 .hblank_start = 1580, .htotal = 1649,
733
0206e353 734 .progressive = true, .trilevel_sync = true,
79e53945
JB		 735
736 .vsync_start_f1 = 10, .vsync_start_f2 = 10,
737 .vsync_len = 10,
738
739 .veq_ena = false,
740
741 .vi_end_f1 = 29, .vi_end_f2 = 29,
742 .nbr_end = 719,
743
744 .burst_ena = false,
745
746 .filter_table = filter_table,
747 },
79e53945
JB		 748 {
749 .name = "720p@50Hz",
750 .clock = 148800,
751 .refresh = 50000,
752 .oversample = TV_OVERSAMPLE_2X,
753 .component_only = 1,
754
755 .hsync_end = 80, .hblank_end = 300,
756 .hblank_start = 1580, .htotal = 1979,
757
0206e353 758 .progressive = true, .trilevel_sync = true,
79e53945
JB		 759
760 .vsync_start_f1 = 10, .vsync_start_f2 = 10,
761 .vsync_len = 10,
762
763 .veq_ena = false,
764
765 .vi_end_f1 = 29, .vi_end_f2 = 29,
766 .nbr_end = 719,
767
768 .burst_ena = false,
769
770 .filter_table = filter_table,
771 .max_srcw = 800
772 },
773 {
774 .name = "1080i@50Hz",
775 .clock = 148800,
23bd15ec 776 .refresh = 50000,
79e53945
JB		 777 .oversample = TV_OVERSAMPLE_2X,
778 .component_only = 1,
779
780 .hsync_end = 88, .hblank_end = 235,
781 .hblank_start = 2155, .htotal = 2639,
782
0206e353 783 .progressive = false, .trilevel_sync = true,
79e53945
JB		 784
785 .vsync_start_f1 = 4, .vsync_start_f2 = 5,
786 .vsync_len = 10,
787
0206e353 788 .veq_ena = true, .veq_start_f1 = 4,
79e53945
JB		 789 .veq_start_f2 = 4, .veq_len = 10,
790
791
792 .vi_end_f1 = 21, .vi_end_f2 = 22,
793 .nbr_end = 539,
794
795 .burst_ena = false,
796
797 .filter_table = filter_table,
798 },
799 {
800 .name = "1080i@60Hz",
801 .clock = 148800,
23bd15ec 802 .refresh = 60000,
79e53945
JB		 803 .oversample = TV_OVERSAMPLE_2X,
804 .component_only = 1,
805
806 .hsync_end = 88, .hblank_end = 235,
807 .hblank_start = 2155, .htotal = 2199,
808
0206e353 809 .progressive = false, .trilevel_sync = true,
79e53945
JB		 810
811 .vsync_start_f1 = 4, .vsync_start_f2 = 5,
812 .vsync_len = 10,
813
0206e353 814 .veq_ena = true, .veq_start_f1 = 4,
79e53945
JB		 815 .veq_start_f2 = 4, .veq_len = 10,
816
817
818 .vi_end_f1 = 21, .vi_end_f2 = 22,
819 .nbr_end = 539,
820
821 .burst_ena = false,
822
79e53945
JB		 823 .filter_table = filter_table,
824 },
825};
826
cd91ef23 827static struct intel_tv *enc_to_tv(struct intel_encoder *encoder)
ea5b213a 828{
cd91ef23 829 return container_of(encoder, struct intel_tv, base);
ea5b213a
CW		 830}
831
df0e9248
CW		 832static struct intel_tv *intel_attached_tv(struct drm_connector *connector)
833{
cd91ef23 834 return enc_to_tv(intel_attached_encoder(connector));
df0e9248
CW		 835}
836
9a8ee983
DV		 837static bool
838intel_tv_get_hw_state(struct intel_encoder *encoder, enum pipe *pipe)
839{
840 struct drm_device *dev = encoder->base.dev;
841 struct drm_i915_private *dev_priv = dev->dev_private;
842 u32 tmp = I915_READ(TV_CTL);
843
844 if (!(tmp & TV_ENC_ENABLE))
845 return false;
846
847 *pipe = PORT_TO_PIPE(tmp);
848
849 return true;
850}
851
79e53945 852static void
6b5756a0 853intel_enable_tv(struct intel_encoder *encoder)
79e53945 854{
6b5756a0 855 struct drm_device *dev = encoder->base.dev;
79e53945
JB		 856 struct drm_i915_private *dev_priv = dev->dev_private;
857
7a98948f
VS		 858 /* Prevents vblank waits from timing out in intel_tv_detect_type() */
859 intel_wait_for_vblank(encoder->base.dev,
860 to_intel_crtc(encoder->base.crtc)->pipe);
861
6b5756a0
DV		 862 I915_WRITE(TV_CTL, I915_READ(TV_CTL) | TV_ENC_ENABLE);
863}
864
865static void
866intel_disable_tv(struct intel_encoder *encoder)
867{
868 struct drm_device *dev = encoder->base.dev;
869 struct drm_i915_private *dev_priv = dev->dev_private;
870
871 I915_WRITE(TV_CTL, I915_READ(TV_CTL) & ~TV_ENC_ENABLE);
79e53945
JB		 872}
873
79e53945 874static const struct tv_mode *
763a4a01 875intel_tv_mode_lookup(const char *tv_format)
79e53945
JB		 876{
877 int i;
878
3801a7fd 879 for (i = 0; i < ARRAY_SIZE(tv_modes); i++) {
79e53945
JB		 880 const struct tv_mode *tv_mode = &tv_modes[i];
881
882 if (!strcmp(tv_format, tv_mode->name))
883 return tv_mode;
884 }
885 return NULL;
886}
887
888static const struct tv_mode *
763a4a01 889intel_tv_mode_find(struct intel_tv *intel_tv)
79e53945 890{
ea5b213a 891 return intel_tv_mode_lookup(intel_tv->tv_format);
79e53945
JB		 892}
893
894static enum drm_mode_status
763a4a01
CW		 895intel_tv_mode_valid(struct drm_connector *connector,
896 struct drm_display_mode *mode)
79e53945 897{
df0e9248 898 struct intel_tv *intel_tv = intel_attached_tv(connector);
ea5b213a 899 const struct tv_mode *tv_mode = intel_tv_mode_find(intel_tv);
54c032b3
MK		 900 int max_dotclk = to_i915(connector->dev)->max_dotclk_freq;
901
902 if (mode->clock > max_dotclk)
903 return MODE_CLOCK_HIGH;
79e53945
JB		 904
905 /* Ensure TV refresh is close to desired refresh */
0d0884ce
ZY		 906 if (tv_mode && abs(tv_mode->refresh - drm_mode_vrefresh(mode) * 1000)
907 < 1000)
79e53945 908 return MODE_OK;
763a4a01 909
79e53945
JB		 910 return MODE_CLOCK_RANGE;
911}
912
913
7a495cfd
DV		 914static void
915intel_tv_get_config(struct intel_encoder *encoder,
5cec258b 916 struct intel_crtc_state *pipe_config)
7a495cfd 917{
2d112de7 918 pipe_config->base.adjusted_mode.crtc_clock = pipe_config->port_clock;
7a495cfd
DV		 919}
920
79e53945 921static bool
5d2d38dd 922intel_tv_compute_config(struct intel_encoder *encoder,
5cec258b 923 struct intel_crtc_state *pipe_config)
79e53945 924{
cd91ef23 925 struct intel_tv *intel_tv = enc_to_tv(encoder);
ea5b213a 926 const struct tv_mode *tv_mode = intel_tv_mode_find(intel_tv);
79e53945
JB		 927
928 if (!tv_mode)
929 return false;
930
2d112de7 931 pipe_config->base.adjusted_mode.crtc_clock = tv_mode->clock;
5d2d38dd
DV		 932 DRM_DEBUG_KMS("forcing bpc to 8 for TV\n");
933 pipe_config->pipe_bpp = 8*3;
934
1062b815 935 /* TV has it's own notion of sync and other mode flags, so clear them. */
2d112de7 936 pipe_config->base.adjusted_mode.flags = 0;
1062b815
DV		 937
938 /*
939 * FIXME: We don't check whether the input mode is actually what we want
940 * or whether userspace is doing something stupid.
941 */
942
79e53945
JB		 943 return true;
944}
945
8cb92203
DV		 946static void
947set_tv_mode_timings(struct drm_i915_private *dev_priv,
948 const struct tv_mode *tv_mode,
949 bool burst_ena)
950{
951 u32 hctl1, hctl2, hctl3;
952 u32 vctl1, vctl2, vctl3, vctl4, vctl5, vctl6, vctl7;
953
954 hctl1 = (tv_mode->hsync_end << TV_HSYNC_END_SHIFT) |
955 (tv_mode->htotal << TV_HTOTAL_SHIFT);
956
957 hctl2 = (tv_mode->hburst_start << 16) |
958 (tv_mode->hburst_len << TV_HBURST_LEN_SHIFT);
959
960 if (burst_ena)
961 hctl2 |= TV_BURST_ENA;
962
963 hctl3 = (tv_mode->hblank_start << TV_HBLANK_START_SHIFT) |
964 (tv_mode->hblank_end << TV_HBLANK_END_SHIFT);
965
966 vctl1 = (tv_mode->nbr_end << TV_NBR_END_SHIFT) |
967 (tv_mode->vi_end_f1 << TV_VI_END_F1_SHIFT) |
968 (tv_mode->vi_end_f2 << TV_VI_END_F2_SHIFT);
969
970 vctl2 = (tv_mode->vsync_len << TV_VSYNC_LEN_SHIFT) |
971 (tv_mode->vsync_start_f1 << TV_VSYNC_START_F1_SHIFT) |
972 (tv_mode->vsync_start_f2 << TV_VSYNC_START_F2_SHIFT);
973
974 vctl3 = (tv_mode->veq_len << TV_VEQ_LEN_SHIFT) |
975 (tv_mode->veq_start_f1 << TV_VEQ_START_F1_SHIFT) |
976 (tv_mode->veq_start_f2 << TV_VEQ_START_F2_SHIFT);
977
978 if (tv_mode->veq_ena)
979 vctl3 |= TV_EQUAL_ENA;
980
981 vctl4 = (tv_mode->vburst_start_f1 << TV_VBURST_START_F1_SHIFT) |
982 (tv_mode->vburst_end_f1 << TV_VBURST_END_F1_SHIFT);
983
984 vctl5 = (tv_mode->vburst_start_f2 << TV_VBURST_START_F2_SHIFT) |
985 (tv_mode->vburst_end_f2 << TV_VBURST_END_F2_SHIFT);
986
987 vctl6 = (tv_mode->vburst_start_f3 << TV_VBURST_START_F3_SHIFT) |
988 (tv_mode->vburst_end_f3 << TV_VBURST_END_F3_SHIFT);
989
990 vctl7 = (tv_mode->vburst_start_f4 << TV_VBURST_START_F4_SHIFT) |
991 (tv_mode->vburst_end_f4 << TV_VBURST_END_F4_SHIFT);
992
993 I915_WRITE(TV_H_CTL_1, hctl1);
994 I915_WRITE(TV_H_CTL_2, hctl2);
995 I915_WRITE(TV_H_CTL_3, hctl3);
996 I915_WRITE(TV_V_CTL_1, vctl1);
997 I915_WRITE(TV_V_CTL_2, vctl2);
998 I915_WRITE(TV_V_CTL_3, vctl3);
999 I915_WRITE(TV_V_CTL_4, vctl4);
1000 I915_WRITE(TV_V_CTL_5, vctl5);
1001 I915_WRITE(TV_V_CTL_6, vctl6);
1002 I915_WRITE(TV_V_CTL_7, vctl7);
1003}
1004
b8866ef8
DV		 1005static void set_color_conversion(struct drm_i915_private *dev_priv,
1006 const struct color_conversion *color_conversion)
1007{
1008 if (!color_conversion)
1009 return;
1010
1011 I915_WRITE(TV_CSC_Y, (color_conversion->ry << 16) |
1012 color_conversion->gy);
1013 I915_WRITE(TV_CSC_Y2, (color_conversion->by << 16) |
1014 color_conversion->ay);
1015 I915_WRITE(TV_CSC_U, (color_conversion->ru << 16) |
1016 color_conversion->gu);
1017 I915_WRITE(TV_CSC_U2, (color_conversion->bu << 16) |
1018 color_conversion->au);
1019 I915_WRITE(TV_CSC_V, (color_conversion->rv << 16) |
1020 color_conversion->gv);
1021 I915_WRITE(TV_CSC_V2, (color_conversion->bv << 16) |
1022 color_conversion->av);
1023}
1024
809a2a8b 1025static void intel_tv_pre_enable(struct intel_encoder *encoder)
79e53945 1026{
cd91ef23 1027 struct drm_device *dev = encoder->base.dev;
79e53945 1028 struct drm_i915_private *dev_priv = dev->dev_private;
cd91ef23
DV		 1029 struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc);
1030 struct intel_tv *intel_tv = enc_to_tv(encoder);
ea5b213a 1031 const struct tv_mode *tv_mode = intel_tv_mode_find(intel_tv);
79e53945 1032 u32 tv_ctl;
79e53945
JB		 1033 u32 scctl1, scctl2, scctl3;
1034 int i, j;
1035 const struct video_levels *video_levels;
1036 const struct color_conversion *color_conversion;
1037 bool burst_ena;
3fa2dd14
DV		 1038 int xpos = 0x0, ypos = 0x0;
1039 unsigned int xsize, ysize;
79e53945
JB		 1040
1041 if (!tv_mode)
1042 return; /* can't happen (mode_prepare prevents this) */
1043
d2d9f232
ZW		 1044 tv_ctl = I915_READ(TV_CTL);
1045 tv_ctl &= TV_CTL_SAVE;
79e53945 1046
ea5b213a 1047 switch (intel_tv->type) {
79e53945
JB		 1048 default:
1049 case DRM_MODE_CONNECTOR_Unknown:
1050 case DRM_MODE_CONNECTOR_Composite:
1051 tv_ctl |= TV_ENC_OUTPUT_COMPOSITE;
1052 video_levels = tv_mode->composite_levels;
1053 color_conversion = tv_mode->composite_color;
1054 burst_ena = tv_mode->burst_ena;
1055 break;
1056 case DRM_MODE_CONNECTOR_Component:
1057 tv_ctl |= TV_ENC_OUTPUT_COMPONENT;
1058 video_levels = &component_levels;
1059 if (tv_mode->burst_ena)
1060 color_conversion = &sdtv_csc_yprpb;
1061 else
1062 color_conversion = &hdtv_csc_yprpb;
1063 burst_ena = false;
1064 break;
1065 case DRM_MODE_CONNECTOR_SVIDEO:
1066 tv_ctl |= TV_ENC_OUTPUT_SVIDEO;
1067 video_levels = tv_mode->svideo_levels;
1068 color_conversion = tv_mode->svideo_color;
1069 burst_ena = tv_mode->burst_ena;
1070 break;
1071 }
79e53945
JB		 1072
1073 if (intel_crtc->pipe == 1)
1074 tv_ctl |= TV_ENC_PIPEB_SELECT;
1075 tv_ctl |= tv_mode->oversample;
1076
1077 if (tv_mode->progressive)
1078 tv_ctl |= TV_PROGRESSIVE;
1079 if (tv_mode->trilevel_sync)
1080 tv_ctl |= TV_TRILEVEL_SYNC;
1081 if (tv_mode->pal_burst)
1082 tv_ctl |= TV_PAL_BURST;
d271817b 1083
79e53945 1084 scctl1 = 0;
d271817b 1085 if (tv_mode->dda1_inc)
79e53945 1086 scctl1 |= TV_SC_DDA1_EN;
79e53945
JB		 1087 if (tv_mode->dda2_inc)
1088 scctl1 |= TV_SC_DDA2_EN;
79e53945
JB		 1089 if (tv_mode->dda3_inc)
1090 scctl1 |= TV_SC_DDA3_EN;
79e53945 1091 scctl1 |= tv_mode->sc_reset;
d271817b
CW		 1092 if (video_levels)
1093 scctl1 |= video_levels->burst << TV_BURST_LEVEL_SHIFT;
79e53945
JB		 1094 scctl1 |= tv_mode->dda1_inc << TV_SCDDA1_INC_SHIFT;
1095
1096 scctl2 = tv_mode->dda2_size << TV_SCDDA2_SIZE_SHIFT |
1097 tv_mode->dda2_inc << TV_SCDDA2_INC_SHIFT;
1098
1099 scctl3 = tv_mode->dda3_size << TV_SCDDA3_SIZE_SHIFT |
1100 tv_mode->dda3_inc << TV_SCDDA3_INC_SHIFT;
1101
1102 /* Enable two fixes for the chips that need them. */
5da92eef 1103 if (IS_I915GM(dev))
79e53945
JB		 1104 tv_ctl |= TV_ENC_C0_FIX | TV_ENC_SDP_FIX;
1105
8cb92203
DV		 1106 set_tv_mode_timings(dev_priv, tv_mode, burst_ena);
1107
79e53945
JB		 1108 I915_WRITE(TV_SC_CTL_1, scctl1);
1109 I915_WRITE(TV_SC_CTL_2, scctl2);
1110 I915_WRITE(TV_SC_CTL_3, scctl3);
1111
b8866ef8 1112 set_color_conversion(dev_priv, color_conversion);
79e53945 1113
a6c45cf0 1114 if (INTEL_INFO(dev)->gen >= 4)
d2d9f232
ZW		 1115 I915_WRITE(TV_CLR_KNOBS, 0x00404000);
1116 else
1117 I915_WRITE(TV_CLR_KNOBS, 0x00606000);
1118
79e53945
JB		 1119 if (video_levels)
1120 I915_WRITE(TV_CLR_LEVEL,
1121 ((video_levels->black << TV_BLACK_LEVEL_SHIFT) |
1122 (video_levels->blank << TV_BLANK_LEVEL_SHIFT)));
3fa2dd14
DV		 1123
1124 assert_pipe_disabled(dev_priv, intel_crtc->pipe);
1125
1126 /* Filter ctl must be set before TV_WIN_SIZE */
1127 I915_WRITE(TV_FILTER_CTL_1, TV_AUTO_SCALE);
1128 xsize = tv_mode->hblank_start - tv_mode->hblank_end;
1129 if (tv_mode->progressive)
1130 ysize = tv_mode->nbr_end + 1;
1131 else
1132 ysize = 2*tv_mode->nbr_end + 1;
1133
1134 xpos += intel_tv->margin[TV_MARGIN_LEFT];
1135 ypos += intel_tv->margin[TV_MARGIN_TOP];
1136 xsize -= (intel_tv->margin[TV_MARGIN_LEFT] +
1137 intel_tv->margin[TV_MARGIN_RIGHT]);
1138 ysize -= (intel_tv->margin[TV_MARGIN_TOP] +
1139 intel_tv->margin[TV_MARGIN_BOTTOM]);
1140 I915_WRITE(TV_WIN_POS, (xpos<<16)|ypos);
1141 I915_WRITE(TV_WIN_SIZE, (xsize<<16)|ysize);
79e53945
JB		 1142
1143 j = 0;
1144 for (i = 0; i < 60; i++)
184d7c06 1145 I915_WRITE(TV_H_LUMA(i), tv_mode->filter_table[j++]);
79e53945 1146 for (i = 0; i < 60; i++)
184d7c06 1147 I915_WRITE(TV_H_CHROMA(i), tv_mode->filter_table[j++]);
79e53945 1148 for (i = 0; i < 43; i++)
184d7c06 1149 I915_WRITE(TV_V_LUMA(i), tv_mode->filter_table[j++]);
79e53945 1150 for (i = 0; i < 43; i++)
184d7c06 1151 I915_WRITE(TV_V_CHROMA(i), tv_mode->filter_table[j++]);
b8ed2a4f 1152 I915_WRITE(TV_DAC, I915_READ(TV_DAC) & TV_DAC_SAVE);
79e53945
JB		 1153 I915_WRITE(TV_CTL, tv_ctl);
1154}
1155
1156static const struct drm_display_mode reported_modes[] = {
1157 {
1158 .name = "NTSC 480i",
1159 .clock = 107520,
1160 .hdisplay = 1280,
1161 .hsync_start = 1368,
1162 .hsync_end = 1496,
1163 .htotal = 1712,
1164
1165 .vdisplay = 1024,
1166 .vsync_start = 1027,
1167 .vsync_end = 1034,
1168 .vtotal = 1104,
1169 .type = DRM_MODE_TYPE_DRIVER,
1170 },
1171};
1172
1173/**
1174 * Detects TV presence by checking for load.
1175 *
1176 * Requires that the current pipe's DPLL is active.
1177
1178 * \return true if TV is connected.
1179 * \return false if TV is disconnected.
1180 */
1181static int
0206e353 1182intel_tv_detect_type(struct intel_tv *intel_tv,
8102e126 1183 struct drm_connector *connector)
79e53945 1184{
0eadc624 1185 struct drm_crtc *crtc = connector->state->crtc;
835bff7e 1186 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
0eadc624 1187 struct drm_device *dev = connector->dev;
79e53945 1188 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945
JB		 1189 u32 tv_ctl, save_tv_ctl;
1190 u32 tv_dac, save_tv_dac;
974b9331 1191 int type;
79e53945
JB		 1192
1193 /* Disable TV interrupts around load detect or we'll recurse */
8102e126 1194 if (connector->polled & DRM_CONNECTOR_POLL_HPD) {
2795aa48 1195 spin_lock_irq(&dev_priv->irq_lock);
8102e126 1196 i915_disable_pipestat(dev_priv, 0,
755e9019
ID		 1197 PIPE_HOTPLUG_INTERRUPT_STATUS |
1198 PIPE_HOTPLUG_TV_INTERRUPT_STATUS);
2795aa48 1199 spin_unlock_irq(&dev_priv->irq_lock);
8102e126 1200 }
79e53945 1201
974b9331
CW		 1202 save_tv_dac = tv_dac = I915_READ(TV_DAC);
1203 save_tv_ctl = tv_ctl = I915_READ(TV_CTL);
1204
1205 /* Poll for TV detection */
1206 tv_ctl &= ~(TV_ENC_ENABLE | TV_TEST_MODE_MASK);
8ed9a5bc 1207 tv_ctl |= TV_TEST_MODE_MONITOR_DETECT;
835bff7e
KP		 1208 if (intel_crtc->pipe == 1)
1209 tv_ctl |= TV_ENC_PIPEB_SELECT;
1210 else
1211 tv_ctl &= ~TV_ENC_PIPEB_SELECT;
974b9331
CW		 1212
1213 tv_dac &= ~(TVDAC_SENSE_MASK | DAC_A_MASK | DAC_B_MASK | DAC_C_MASK);
8ed9a5bc 1214 tv_dac |= (TVDAC_STATE_CHG_EN |
1215 TVDAC_A_SENSE_CTL |
1216 TVDAC_B_SENSE_CTL |
1217 TVDAC_C_SENSE_CTL |
1218 DAC_CTL_OVERRIDE |
1219 DAC_A_0_7_V |
1220 DAC_B_0_7_V |
1221 DAC_C_0_7_V);
974b9331 1222
d42c9e2c
DV		 1223
1224 /*
1225 * The TV sense state should be cleared to zero on cantiga platform. Otherwise
1226 * the TV is misdetected. This is hardware requirement.
1227 */
1228 if (IS_GM45(dev))
1229 tv_dac &= ~(TVDAC_STATE_CHG_EN | TVDAC_A_SENSE_CTL |
1230 TVDAC_B_SENSE_CTL | TVDAC_C_SENSE_CTL);
1231
8ed9a5bc 1232 I915_WRITE(TV_CTL, tv_ctl);
1233 I915_WRITE(TV_DAC, tv_dac);
4f233eff 1234 POSTING_READ(TV_DAC);
4f233eff 1235
0eadc624 1236 intel_wait_for_vblank(dev, intel_crtc->pipe);
29e1316a 1237
974b9331 1238 type = -1;
2bf71160
KP		 1239 tv_dac = I915_READ(TV_DAC);
1240 DRM_DEBUG_KMS("TV detected: %x, %x\n", tv_ctl, tv_dac);
1241 /*
1242 * A B C
1243 * 0 1 1 Composite
1244 * 1 0 X svideo
1245 * 0 0 0 Component
1246 */
1247 if ((tv_dac & TVDAC_SENSE_MASK) == (TVDAC_B_SENSE | TVDAC_C_SENSE)) {
1248 DRM_DEBUG_KMS("Detected Composite TV connection\n");
1249 type = DRM_MODE_CONNECTOR_Composite;
1250 } else if ((tv_dac & (TVDAC_A_SENSE|TVDAC_B_SENSE)) == TVDAC_A_SENSE) {
1251 DRM_DEBUG_KMS("Detected S-Video TV connection\n");
1252 type = DRM_MODE_CONNECTOR_SVIDEO;
1253 } else if ((tv_dac & TVDAC_SENSE_MASK) == 0) {
1254 DRM_DEBUG_KMS("Detected Component TV connection\n");
1255 type = DRM_MODE_CONNECTOR_Component;
1256 } else {
1257 DRM_DEBUG_KMS("Unrecognised TV connection\n");
1258 type = -1;
79e53945
JB		 1259 }
1260
974b9331
CW		 1261 I915_WRITE(TV_DAC, save_tv_dac & ~TVDAC_STATE_CHG_EN);
1262 I915_WRITE(TV_CTL, save_tv_ctl);
bf2125e2
DV		 1263 POSTING_READ(TV_CTL);
1264
1265 /* For unknown reasons the hw barfs if we don't do this vblank wait. */
0eadc624 1266 intel_wait_for_vblank(dev, intel_crtc->pipe);
974b9331 1267
79e53945 1268 /* Restore interrupt config */
8102e126 1269 if (connector->polled & DRM_CONNECTOR_POLL_HPD) {
2795aa48 1270 spin_lock_irq(&dev_priv->irq_lock);
8102e126 1271 i915_enable_pipestat(dev_priv, 0,
755e9019
ID		 1272 PIPE_HOTPLUG_INTERRUPT_STATUS |
1273 PIPE_HOTPLUG_TV_INTERRUPT_STATUS);
2795aa48 1274 spin_unlock_irq(&dev_priv->irq_lock);
8102e126 1275 }
79e53945
JB		 1276
1277 return type;
1278}
1279
213c2e64
ML		 1280/*
1281 * Here we set accurate tv format according to connector type
1282 * i.e Component TV should not be assigned by NTSC or PAL
1283 */
1284static void intel_tv_find_better_format(struct drm_connector *connector)
1285{
df0e9248 1286 struct intel_tv *intel_tv = intel_attached_tv(connector);
ea5b213a 1287 const struct tv_mode *tv_mode = intel_tv_mode_find(intel_tv);
213c2e64
ML		 1288 int i;
1289
ea5b213a 1290 if ((intel_tv->type == DRM_MODE_CONNECTOR_Component) ==
213c2e64
ML		 1291 tv_mode->component_only)
1292 return;
1293
1294
53abb679 1295 for (i = 0; i < ARRAY_SIZE(tv_modes); i++) {
213c2e64
ML		 1296 tv_mode = tv_modes + i;
1297
ea5b213a 1298 if ((intel_tv->type == DRM_MODE_CONNECTOR_Component) ==
213c2e64
ML		 1299 tv_mode->component_only)
1300 break;
1301 }
1302
ea5b213a 1303 intel_tv->tv_format = tv_mode->name;
662595df 1304 drm_object_property_set_value(&connector->base,
213c2e64
ML		 1305 connector->dev->mode_config.tv_mode_property, i);
1306}
1307
79e53945
JB		 1308/**
1309 * Detect the TV connection.
1310 *
1311 * Currently this always returns CONNECTOR_STATUS_UNKNOWN, as we need to be sure
1312 * we have a pipe programmed in order to probe the TV.
1313 */
1314static enum drm_connector_status
930a9e28 1315intel_tv_detect(struct drm_connector *connector, bool force)
79e53945 1316{
79e53945 1317 struct drm_display_mode mode;
df0e9248 1318 struct intel_tv *intel_tv = intel_attached_tv(connector);
bbfb44e8 1319 enum drm_connector_status status;
ea5b213a 1320 int type;
79e53945 1321
164c8598 1322 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] force=%d\n",
c23cc417 1323 connector->base.id, connector->name,
164c8598
CW		 1324 force);
1325
79e53945 1326 mode = reported_modes[0];
79e53945 1327
38de45c5 1328 if (force) {
8261b191 1329 struct intel_load_detect_pipe tmp;
51fd371b 1330 struct drm_modeset_acquire_ctx ctx;
ea5b213a 1331
208bf9fd
VS		 1332 drm_modeset_acquire_init(&ctx, 0);
1333
51fd371b 1334 if (intel_get_load_detect_pipe(connector, &mode, &tmp, &ctx)) {
8102e126 1335 type = intel_tv_detect_type(intel_tv, connector);
49172fee 1336 intel_release_load_detect_pipe(connector, &tmp, &ctx);
bbfb44e8
VS		 1337 status = type < 0 ?
1338 connector_status_disconnected :
1339 connector_status_connected;
79e53945 1340 } else
bbfb44e8 1341 status = connector_status_unknown;
208bf9fd
VS		 1342
1343 drm_modeset_drop_locks(&ctx);
1344 drm_modeset_acquire_fini(&ctx);
7b334fcb
CW		 1345 } else
1346 return connector->status;
bf5a269a 1347
bbfb44e8
VS		 1348 if (status != connector_status_connected)
1349 return status;
79e53945 1350
d5627663 1351 intel_tv->type = type;
213c2e64 1352 intel_tv_find_better_format(connector);
d5627663 1353
79e53945
JB		 1354 return connector_status_connected;
1355}
1356
763a4a01
CW		 1357static const struct input_res {
1358 const char *name;
79e53945 1359 int w, h;
763a4a01 1360} input_res_table[] = {
79e53945
JB		 1361 {"640x480", 640, 480},
1362 {"800x600", 800, 600},
1363 {"1024x768", 1024, 768},
1364 {"1280x1024", 1280, 1024},
1365 {"848x480", 848, 480},
1366 {"1280x720", 1280, 720},
1367 {"1920x1080", 1920, 1080},
1368};
1369
bcae2ca8 1370/*
1371 * Chose preferred mode according to line number of TV format
1372 */
1373static void
1374intel_tv_chose_preferred_modes(struct drm_connector *connector,
1375 struct drm_display_mode *mode_ptr)
1376{
df0e9248 1377 struct intel_tv *intel_tv = intel_attached_tv(connector);
ea5b213a 1378 const struct tv_mode *tv_mode = intel_tv_mode_find(intel_tv);
bcae2ca8 1379
1380 if (tv_mode->nbr_end < 480 && mode_ptr->vdisplay == 480)
1381 mode_ptr->type |= DRM_MODE_TYPE_PREFERRED;
1382 else if (tv_mode->nbr_end > 480) {
1383 if (tv_mode->progressive == true && tv_mode->nbr_end < 720) {
1384 if (mode_ptr->vdisplay == 720)
1385 mode_ptr->type |= DRM_MODE_TYPE_PREFERRED;
1386 } else if (mode_ptr->vdisplay == 1080)
1387 mode_ptr->type |= DRM_MODE_TYPE_PREFERRED;
1388 }
1389}
1390
79e53945
JB		 1391/**
1392 * Stub get_modes function.
1393 *
1394 * This should probably return a set of fixed modes, unless we can figure out
1395 * how to probe modes off of TV connections.
1396 */
1397
1398static int
1399intel_tv_get_modes(struct drm_connector *connector)
1400{
1401 struct drm_display_mode *mode_ptr;
df0e9248 1402 struct intel_tv *intel_tv = intel_attached_tv(connector);
ea5b213a 1403 const struct tv_mode *tv_mode = intel_tv_mode_find(intel_tv);
02c5dd98
ZW		 1404 int j, count = 0;
1405 u64 tmp;
79e53945 1406
04ad327f 1407 for (j = 0; j < ARRAY_SIZE(input_res_table);
79e53945 1408 j++) {
763a4a01 1409 const struct input_res *input = &input_res_table[j];
79e53945
JB		 1410 unsigned int hactive_s = input->w;
1411 unsigned int vactive_s = input->h;
1412
1413 if (tv_mode->max_srcw && input->w > tv_mode->max_srcw)
1414 continue;
1415
1416 if (input->w > 1024 && (!tv_mode->progressive
1417 && !tv_mode->component_only))
1418 continue;
1419
02c5dd98
ZW		 1420 mode_ptr = drm_mode_create(connector->dev);
1421 if (!mode_ptr)
1422 continue;
79e53945 1423 strncpy(mode_ptr->name, input->name, DRM_DISPLAY_MODE_LEN);
05d25214 1424 mode_ptr->name[DRM_DISPLAY_MODE_LEN - 1] = '\0';
79e53945
JB		 1425
1426 mode_ptr->hdisplay = hactive_s;
1427 mode_ptr->hsync_start = hactive_s + 1;
1428 mode_ptr->hsync_end = hactive_s + 64;
1429 if (mode_ptr->hsync_end <= mode_ptr->hsync_start)
1430 mode_ptr->hsync_end = mode_ptr->hsync_start + 1;
1431 mode_ptr->htotal = hactive_s + 96;
1432
1433 mode_ptr->vdisplay = vactive_s;
1434 mode_ptr->vsync_start = vactive_s + 1;
1435 mode_ptr->vsync_end = vactive_s + 32;
1436 if (mode_ptr->vsync_end <= mode_ptr->vsync_start)
1437 mode_ptr->vsync_end = mode_ptr->vsync_start + 1;
1438 mode_ptr->vtotal = vactive_s + 33;
1439
02c5dd98
ZW		 1440 tmp = (u64) tv_mode->refresh * mode_ptr->vtotal;
1441 tmp *= mode_ptr->htotal;
1442 tmp = div_u64(tmp, 1000000);
1443 mode_ptr->clock = (int) tmp;
79e53945
JB		 1444
1445 mode_ptr->type = DRM_MODE_TYPE_DRIVER;
bcae2ca8 1446 intel_tv_chose_preferred_modes(connector, mode_ptr);
79e53945 1447 drm_mode_probed_add(connector, mode_ptr);
02c5dd98 1448 count++;
79e53945
JB		 1449 }
1450
02c5dd98 1451 return count;
79e53945
JB		 1452}
1453
1454static void
0206e353 1455intel_tv_destroy(struct drm_connector *connector)
79e53945 1456{
79e53945 1457 drm_connector_cleanup(connector);
0c41ee2b 1458 kfree(connector);
79e53945
JB		 1459}
1460
1461
1462static int
1463intel_tv_set_property(struct drm_connector *connector, struct drm_property *property,
1464 uint64_t val)
1465{
1466 struct drm_device *dev = connector->dev;
df0e9248
CW		 1467 struct intel_tv *intel_tv = intel_attached_tv(connector);
1468 struct drm_crtc *crtc = intel_tv->base.base.crtc;
79e53945 1469 int ret = 0;
ebcc8f2e 1470 bool changed = false;
79e53945 1471
662595df 1472 ret = drm_object_property_set_value(&connector->base, property, val);
79e53945
JB		 1473 if (ret < 0)
1474 goto out;
1475
ebcc8f2e 1476 if (property == dev->mode_config.tv_left_margin_property &&
ea5b213a
CW		 1477 intel_tv->margin[TV_MARGIN_LEFT] != val) {
1478 intel_tv->margin[TV_MARGIN_LEFT] = val;
ebcc8f2e
ZW		 1479 changed = true;
1480 } else if (property == dev->mode_config.tv_right_margin_property &&
ea5b213a
CW		 1481 intel_tv->margin[TV_MARGIN_RIGHT] != val) {
1482 intel_tv->margin[TV_MARGIN_RIGHT] = val;
ebcc8f2e
ZW		 1483 changed = true;
1484 } else if (property == dev->mode_config.tv_top_margin_property &&
ea5b213a
CW		 1485 intel_tv->margin[TV_MARGIN_TOP] != val) {
1486 intel_tv->margin[TV_MARGIN_TOP] = val;
ebcc8f2e
ZW		 1487 changed = true;
1488 } else if (property == dev->mode_config.tv_bottom_margin_property &&
ea5b213a
CW		 1489 intel_tv->margin[TV_MARGIN_BOTTOM] != val) {
1490 intel_tv->margin[TV_MARGIN_BOTTOM] = val;
ebcc8f2e
ZW		 1491 changed = true;
1492 } else if (property == dev->mode_config.tv_mode_property) {
2991196f 1493 if (val >= ARRAY_SIZE(tv_modes)) {
79e53945
JB		 1494 ret = -EINVAL;
1495 goto out;
1496 }
ea5b213a 1497 if (!strcmp(intel_tv->tv_format, tv_modes[val].name))
ebcc8f2e
ZW		 1498 goto out;
1499
ea5b213a 1500 intel_tv->tv_format = tv_modes[val].name;
ebcc8f2e 1501 changed = true;
79e53945
JB		 1502 } else {
1503 ret = -EINVAL;
1504 goto out;
1505 }
1506
7d6ff785 1507 if (changed && crtc)
c0c36b94 1508 intel_crtc_restore_mode(crtc);
79e53945
JB		 1509out:
1510 return ret;
1511}
1512
79e53945 1513static const struct drm_connector_funcs intel_tv_connector_funcs = {
4d688a2a 1514 .dpms = drm_atomic_helper_connector_dpms,
79e53945
JB		 1515 .detect = intel_tv_detect,
1516 .destroy = intel_tv_destroy,
1517 .set_property = intel_tv_set_property,
2545e4a6 1518 .atomic_get_property = intel_connector_atomic_get_property,
79e53945 1519 .fill_modes = drm_helper_probe_single_connector_modes,
c6f95f27 1520 .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
98969725 1521 .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
79e53945
JB		 1522};
1523
1524static const struct drm_connector_helper_funcs intel_tv_connector_helper_funcs = {
1525 .mode_valid = intel_tv_mode_valid,
1526 .get_modes = intel_tv_get_modes,
df0e9248 1527 .best_encoder = intel_best_encoder,
79e53945
JB		 1528};
1529
79e53945 1530static const struct drm_encoder_funcs intel_tv_enc_funcs = {
ea5b213a 1531 .destroy = intel_encoder_destroy,
79e53945
JB		 1532};
1533
c3561438
ZY		 1534/*
1535 * Enumerate the child dev array parsed from VBT to check whether
1536 * the integrated TV is present.
1537 * If it is present, return 1.
1538 * If it is not present, return false.
1539 * If no child dev is parsed from VBT, it assumes that the TV is present.
1540 */
6e36595a 1541static int tv_is_present_in_vbt(struct drm_device *dev)
c3561438
ZY		 1542{
1543 struct drm_i915_private *dev_priv = dev->dev_private;
768f69c9 1544 union child_device_config *p_child;
c3561438
ZY		 1545 int i, ret;
1546
41aa3448 1547 if (!dev_priv->vbt.child_dev_num)
c3561438
ZY		 1548 return 1;
1549
1550 ret = 0;
41aa3448
RV		 1551 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
1552 p_child = dev_priv->vbt.child_dev + i;
c3561438
ZY		 1553 /*
1554 * If the device type is not TV, continue.
1555 */
e1f23f3d
JN		 1556 switch (p_child->old.device_type) {
1557 case DEVICE_TYPE_INT_TV:
1558 case DEVICE_TYPE_TV:
1559 case DEVICE_TYPE_TV_SVIDEO_COMPOSITE:
1560 break;
1561 default:
c3561438 1562 continue;
e1f23f3d 1563 }
c3561438
ZY		 1564 /* Only when the addin_offset is non-zero, it is regarded
1565 * as present.
1566 */
768f69c9 1567 if (p_child->old.addin_offset) {
c3561438
ZY		 1568 ret = 1;
1569 break;
1570 }
1571 }
1572 return ret;
1573}
79e53945
JB		 1574
1575void
1576intel_tv_init(struct drm_device *dev)
1577{
1578 struct drm_i915_private *dev_priv = dev->dev_private;
1579 struct drm_connector *connector;
ea5b213a 1580 struct intel_tv *intel_tv;
21d40d37 1581 struct intel_encoder *intel_encoder;
0c41ee2b 1582 struct intel_connector *intel_connector;
79e53945 1583 u32 tv_dac_on, tv_dac_off, save_tv_dac;
b7c914b3 1584 const char *tv_format_names[ARRAY_SIZE(tv_modes)];
79e53945
JB		 1585 int i, initial_mode = 0;
1586
1587 if ((I915_READ(TV_CTL) & TV_FUSE_STATE_MASK) == TV_FUSE_STATE_DISABLED)
1588 return;
1589
c3561438
ZY		 1590 if (!tv_is_present_in_vbt(dev)) {
1591 DRM_DEBUG_KMS("Integrated TV is not present.\n");
1592 return;
1593 }
79e53945 1594 /* Even if we have an encoder we may not have a connector */
41aa3448 1595 if (!dev_priv->vbt.int_tv_support)
79e53945
JB		 1596 return;
1597
1598 /*
1599 * Sanity check the TV output by checking to see if the
1600 * DAC register holds a value
1601 */
1602 save_tv_dac = I915_READ(TV_DAC);
1603
1604 I915_WRITE(TV_DAC, save_tv_dac | TVDAC_STATE_CHG_EN);
1605 tv_dac_on = I915_READ(TV_DAC);
1606
1607 I915_WRITE(TV_DAC, save_tv_dac & ~TVDAC_STATE_CHG_EN);
1608 tv_dac_off = I915_READ(TV_DAC);
1609
1610 I915_WRITE(TV_DAC, save_tv_dac);
1611
1612 /*
1613 * If the register does not hold the state change enable
1614 * bit, (either as a 0 or a 1), assume it doesn't really
1615 * exist
1616 */
1617 if ((tv_dac_on & TVDAC_STATE_CHG_EN) == 0 ||
1618 (tv_dac_off & TVDAC_STATE_CHG_EN) != 0)
1619 return;
1620
b14c5679 1621 intel_tv = kzalloc(sizeof(*intel_tv), GFP_KERNEL);
ea5b213a 1622 if (!intel_tv) {
79e53945
JB		 1623 return;
1624 }
f8aed700 1625
08d9bc92 1626 intel_connector = intel_connector_alloc();
0c41ee2b 1627 if (!intel_connector) {
ea5b213a 1628 kfree(intel_tv);
0c41ee2b
ZW		 1629 return;
1630 }
1631
ea5b213a 1632 intel_encoder = &intel_tv->base;
0c41ee2b 1633 connector = &intel_connector->base;
79e53945 1634
8102e126
CW		 1635 /* The documentation, for the older chipsets at least, recommend
1636 * using a polling method rather than hotplug detection for TVs.
1637 * This is because in order to perform the hotplug detection, the PLLs
1638 * for the TV must be kept alive increasing power drain and starving
1639 * bandwidth from other encoders. Notably for instance, it causes
1640 * pipe underruns on Crestline when this encoder is supposedly idle.
1641 *
1642 * More recent chipsets favour HDMI rather than integrated S-Video.
1643 */
821450c6 1644 intel_connector->polled = DRM_CONNECTOR_POLL_CONNECT;
8102e126 1645
79e53945
JB		 1646 drm_connector_init(dev, connector, &intel_tv_connector_funcs,
1647 DRM_MODE_CONNECTOR_SVIDEO);
1648
4ef69c7a 1649 drm_encoder_init(dev, &intel_encoder->base, &intel_tv_enc_funcs,
13a3d91f 1650 DRM_MODE_ENCODER_TVDAC, NULL);
79e53945 1651
5d2d38dd 1652 intel_encoder->compute_config = intel_tv_compute_config;
7a495cfd 1653 intel_encoder->get_config = intel_tv_get_config;
809a2a8b 1654 intel_encoder->pre_enable = intel_tv_pre_enable;
6b5756a0
DV		 1655 intel_encoder->enable = intel_enable_tv;
1656 intel_encoder->disable = intel_disable_tv;
9a8ee983
DV		 1657 intel_encoder->get_hw_state = intel_tv_get_hw_state;
1658 intel_connector->get_hw_state = intel_connector_get_hw_state;
4932e2c3 1659 intel_connector->unregister = intel_connector_unregister;
6b5756a0 1660
df0e9248 1661 intel_connector_attach_encoder(intel_connector, intel_encoder);
21d40d37
EA		 1662 intel_encoder->type = INTEL_OUTPUT_TVOUT;
1663 intel_encoder->crtc_mask = (1 << 0) | (1 << 1);
bc079e8b 1664 intel_encoder->cloneable = 0;
4ef69c7a 1665 intel_encoder->base.possible_crtcs = ((1 << 0) | (1 << 1));
ea5b213a 1666 intel_tv->type = DRM_MODE_CONNECTOR_Unknown;
79e53945
JB		 1667
1668 /* BIOS margin values */
ea5b213a
CW		 1669 intel_tv->margin[TV_MARGIN_LEFT] = 54;
1670 intel_tv->margin[TV_MARGIN_TOP] = 36;
1671 intel_tv->margin[TV_MARGIN_RIGHT] = 46;
1672 intel_tv->margin[TV_MARGIN_BOTTOM] = 37;
79e53945 1673
763a4a01 1674 intel_tv->tv_format = tv_modes[initial_mode].name;
79e53945 1675
79e53945
JB		 1676 drm_connector_helper_add(connector, &intel_tv_connector_helper_funcs);
1677 connector->interlace_allowed = false;
1678 connector->doublescan_allowed = false;
1679
1680 /* Create TV properties then attach current values */
2991196f 1681 for (i = 0; i < ARRAY_SIZE(tv_modes); i++)
b7c914b3 1682 tv_format_names[i] = tv_modes[i].name;
763a4a01
CW		 1683 drm_mode_create_tv_properties(dev,
1684 ARRAY_SIZE(tv_modes),
1685 tv_format_names);
79e53945 1686
662595df 1687 drm_object_attach_property(&connector->base, dev->mode_config.tv_mode_property,
79e53945 1688 initial_mode);
662595df 1689 drm_object_attach_property(&connector->base,
79e53945 1690 dev->mode_config.tv_left_margin_property,
ea5b213a 1691 intel_tv->margin[TV_MARGIN_LEFT]);
662595df 1692 drm_object_attach_property(&connector->base,
79e53945 1693 dev->mode_config.tv_top_margin_property,
ea5b213a 1694 intel_tv->margin[TV_MARGIN_TOP]);
662595df 1695 drm_object_attach_property(&connector->base,
79e53945 1696 dev->mode_config.tv_right_margin_property,
ea5b213a 1697 intel_tv->margin[TV_MARGIN_RIGHT]);
662595df 1698 drm_object_attach_property(&connector->base,
79e53945 1699 dev->mode_config.tv_bottom_margin_property,
ea5b213a 1700 intel_tv->margin[TV_MARGIN_BOTTOM]);
34ea3d38 1701 drm_connector_register(connector);
79e53945 1702}
Linux kernel - Deliverables
This page took 0.477778 seconds and 5 git commands to generate.