Fix value in comment of disassembled ARM type A opcodes.
[deliverable/binutils-gdb.git] / include /
2017-04-20  H.J. LuHandle symbol defined in IR and referenced in DSO
2017-04-19  Alan ModraImplement -z dynamic-undefined-weak
2017-04-10  Alan ModraReorder PPC_OPCODE_* and set PPC_OPCODE_TMR for e6500
2017-04-10  Alan ModraBye bye PPC_OPCODE_HTM and -mhtm
2017-04-10  Alan ModraBye Bye PPC_OPCODE_VSX3
2017-04-10  Alan ModraBye bye PPC_OPCODE_ALTIVEC2
2017-04-06  Pip CetAdd support for disassembling WebAssembly opcodes.
2017-04-05  Pedro Alves-Wwrite-strings: Constify struct disassemble_info's...
2017-04-04  H.J. LuSupport ELF SHF_GNU_MBIND and PT_GNU_MBIND_XXX
2017-04-04  Palmer DabbeltRISC-V: Resurrect GP-relative disassembly hints
2017-03-31  Andrew WatermanRISC-V: Add physical memory protection CSRs
2017-03-30  Pip CetAdd support for the WebAssembly file format and the...
2017-03-29  Alan ModraPowerPC -Mraw disassembly
2017-03-27  Pip CetAdd minimal support for WebAssembly backend to the...
2017-03-27  Rinat ZeligImplement ARC NPS-400 Ultra Ip and Miscellaneous instru...
2017-03-21  Andreas KrebbelS/390: Remove vx2 facility flag
2017-03-21  Rinat Zeligarc/nps400: Add cp16/cp32 instructions to opcodes library
2017-03-16  Nick CliftonAdd support for a GNU BUILD note type to record the...
2017-03-14  H.J. LuAdd DW_OP_GNU_variable_value
2017-03-13  Nick CliftonSync libiberty sources with GCC.
2017-03-13  Nick CliftonRename R_AARCH64_TLSDESC_LD64_LO12_NC to R_AARCH64_TLSD...
2017-03-10  Nick CliftonAdd basic recognition of new EM_ ELF machine numbers.
2017-03-08  H.J. LuProperly dump NT_GNU_PROPERTY_TYPE_0
2017-03-01  Nick CliftonAdd support for displaying and merging GNU_BUILD_NOTEs.
2017-02-28  Peter BergnerGDB: Add support for the new set/show disassembler...
2017-02-28  Alan ModraPowerPC addpcis fix
2017-02-24  Richard Sandiford[AArch64] Additional SVE instructions
2017-02-24  Richard Sandiford[AArch64] Add a "compnum" feature
2017-02-24  Andrew WatermanAdd new counter-enable CSRs
2017-02-23  Andreas KrebbelS/390: Add support for new cpu architecture - arch12.
2017-02-23  Sheldon Loboopcodes,gas: associate SPARC ASIs with an architecture...
2017-02-15  Andrew WatermanAdd SFENCE.VMA instruction
2017-02-14  Alan ModraPowerPC register expression checks
2017-02-06  Claudiu Zissulescu[ARC] Provide an interface to decode ARC instructions.
2017-01-25  Dimitar DimitrovClarify that include/opcode/ files are part of GNU...
2017-01-25  Pedro AlvesFix include/ChangeLog entry format
2017-01-24  Alan Hayward[PATCH] Add NT_ARM_SVE
2017-01-04  Jiong Wang[DWARF] Sync GCC dwarf.def change on AArch64
2017-01-04  Szabolcs Nagy[AArch64] Add separate feature flag for weaker release...
2017-01-03  Kito ChengAdd support for the Q extension to the RISCV ISA.
2017-01-03  Nick CliftonSync dwarf headers with master versions in gcc repository.
2017-01-02  Alan ModraUpdate year range in copyright notice of all files.
2017-01-02  Alan ModraChangeLog rotation
2017-01-01  Joel Brobeckerupdate copyright year range in GDB files
2016-12-31  Dimitar DimitrovPRU BFD support
2016-12-23  Maciej W. RozyckiMIPS16: Add ASMACRO instruction support
2016-12-23  Maciej W. RozyckiMIPS16: Reassign `0' and `4' operand codes
2016-12-23  Maciej W. RozyckiMIPS16: Handle non-extensible instructions correctly
2016-12-21  Alan ModraRemove high bit set characters
2016-12-20  Maciej W. RozyckiMIPS16: Switch to 32-bit opcode table interpretation
2016-12-20  Andrew WatermanRe-work RISC-V gas flags: now we just support -mabi...
2016-12-20  Andrew WatermanRework RISC-V relocations
2016-12-16  fincsImplement and document --gc-keep-exported
2016-12-14  Maciej W. RozyckiMIPS/opcodes: Also set disassembler's ASE flags from...
2016-12-13  Renlin Li[Binutils][AARCH64]Remove Cn register for coprocessor...
2016-12-09  Maciej W. RozyckiMIPS16: Remove unused `>' operand code
2016-12-07  Maciej W. RozyckiMIPS/include: opcode/mips.h: Correct INSN_CHIP_MASK
2016-12-07  Maciej W. RozyckiMIPS/include: opcode/mips.h: Add a comment for ASE_DSPR3
2016-12-05  Szabolcs Nagy[ARM] Add ARMv8.3 command line option and feature flag
2016-11-29  Claudiu Zissulescu[ARC] Add checking for LP_COUNT reg usage, improve...
2016-11-22  Jose E. Marchesigas,opcodes: fix hardware capabilities bumping in the...
2016-11-22  Alan ModraPR20744, Incorrect PowerPC VLE relocs
2016-11-18  David Tolnaylibiberty: Add Rust symbol demangling.
2016-11-18  Jason MerrillImplement P0012R1, Make exception specifications part...
2016-11-18  Szabolcs Nagy[AArch64] Add ARMv8.3 FCMLA and FCADD instructions
2016-11-18  Szabolcs Nagy[AArch64] Add ARMv8.3 combined pointer authentication...
2016-11-11  Szabolcs Nagy[AArch64] Add ARMv8.3 PACGA instruction
2016-11-11  Szabolcs Nagy[AArch64] Add ARMv8.3 command line option and feature...
2016-11-04  Thomas Preud'hommeCommit missing ChangeLog entry for Cortex-M33 support
2016-11-04  Thomas Preud'hommeAdd support for ARM Cortex-M33 processor
2016-11-03  Graham Markallarc: Implement NPS-400 dcmac instruction
2016-11-03  Andrew Burgessarc: Change max instruction length to 64-bits
2016-11-03  Graham Markallopcodes/arc: Make some macros 64-bit safe
2016-11-03  Graham Markallarc: Replace ARC_SHORT macro with arc_opcode_len function
2016-11-01  Nick CliftonAdd support for RISC-V architecture.
2016-10-17  Nick CliftonUpdate list of ELF machine numbers.
2016-10-14  Pedro AlvesFINAL/OVERRIDE: Define to empty on g++ < 4.7
2016-10-14  Pedro AlvesMove OVERRIDE/FINAL from gcc/coretypes.h to include...
2016-10-14  Claudiu Zissulescu[ARC] Disassembler: fix LIMM detection for short instru...
2016-09-29  Alan ModraDisallow 3-operand cmp[l][i] for ppc64
2016-09-26  Claudiu Zissulescu[ARC] ISA alignment.
2016-09-26  Alan ModraPowerPC .gnu.attributes
2016-09-21  Richard Sandiford[AArch64] Add SVE condition codes
2016-09-21  Richard Sandiford[AArch64][SVE 31/32] Add SVE instructions
2016-09-21  Richard Sandiford[AArch64][SVE 30/32] Add SVE instruction classes
2016-09-21  Richard Sandiford[AArch64][SVE 29/32] Add new SVE core & FP register...
2016-09-21  Richard Sandiford[AArch64][SVE 28/32] Add SVE FP immediate operands
2016-09-21  Richard Sandiford[AArch64][SVE 27/32] Add SVE integer immediate operands
2016-09-21  Richard Sandiford[AArch64][SVE 26/32] Add SVE MUL VL addressing modes
2016-09-21  Richard Sandiford[AArch64][SVE 25/32] Add support for SVE addressing...
2016-09-21  Richard Sandiford[AArch64][SVE 24/32] Add AARCH64_OPND_SVE_PATTERN_SCALED
2016-09-21  Richard Sandiford[AArch64][SVE 23/32] Add SVE pattern and prfop operands
2016-09-21  Richard Sandiford[AArch64][SVE 22/32] Add qualifiers for merging and...
2016-09-21  Richard Sandiford[AArch64][SVE 21/32] Add Zn and Pn registers
2016-09-21  Richard Sandiford[AArch64][SVE 20/32] Add support for tied operands
2016-09-21  Richard Sandiford[AArch64][SVE 13/32] Add an F_STRICT flag
2016-09-07  Richard Earnshaw[arm] Automatically enable CRC instructions on supporte...
2016-08-26  Cupertino MirandaFixes to legacy ARC relocations.
2016-08-04  Thomas Preud'homme2016-08-04 Thomas Preud'homme <thomas.preudhomme...
2016-08-02  Nick CliftonSynchronize libiberty sources with FSF GCC mainline...
next
This page took 0.072525 seconds and 7 git commands to generate.