projects / deliverable / binutils-gdb.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Add the operand encoding types for the new Armv8.2-a back-ported instructions. These...
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
2017-11-09  Tamar ChristinaAdd the operand encoding types for the new Armv8.2... blob | commitdiff | raw
2017-11-09  Tamar ChristinaAdds the new Fields and Operand types for the new instr... blob | commitdiff | raw | diff to current
2017-11-09  Tamar ChristinaSplit the ARM Crypto ISA extensions for AES and SHA1... blob | commitdiff | raw | diff to current
2017-11-08  Nick CliftonSplit the AArch64 Crypto instructions for AES and SHA1... blob | commitdiff | raw | diff to current
2017-11-08  Jiong WangAdds command line support for Armv8.4-A, via the new... blob | commitdiff | raw | diff to current
2017-11-07  Andrew Burgessopcodes/arc: Fix incorrect insn_class for some nps... blob | commitdiff | raw | diff to current
2017-11-07  Alan Modrangettext support blob | commitdiff | raw | diff to current
2017-11-03  claziss[ARC] Force the disassam to use the hexadecimal number... blob | commitdiff | raw | diff to current
2017-11-03  claziss[ARC] Sync opcode data base. blob | commitdiff | raw | diff to current
2017-10-25  Alan ModraPR22348, conflicting global vars in crx and cr16 blob | commitdiff | raw | diff to current
2017-10-24  Andrew WatermanRISC-V: Fix disassembly of c.addi4spn, c.addi16sp,... blob | commitdiff | raw | diff to current
2017-10-23  Igor TsimbalistAdd missing ChangeLog entries blob | commitdiff | raw | diff to current
2017-10-23  Igor TsimbalistFix the master due to bad regenerated files blob | commitdiff | raw | diff to current
2017-10-18  Eric Botcazou[Visium] Disassemble the operands of the stop instruction. blob | commitdiff | raw | diff to current
2017-10-13  James BowmanFT32: support for FT32B processor - part 1 blob | commitdiff | raw | diff to current
2017-10-09  Andreas KrebbelS/390: Sync with latest POP - 3 new instructions blob | commitdiff | raw | diff to current
2017-10-09  Andreas KrebbelS/390: Sync with IBM z14 POP - SI_RD format blob | commitdiff | raw | diff to current
2017-10-01  Alexander FedotovAdd new mnemonics for VLE multiple load instructions blob | commitdiff | raw | diff to current
2017-09-27  Nick CliftonAdd support for the new names of the RISC-V fmv.x.s... blob | commitdiff | raw | diff to current
2017-09-26  Nick CliftonAllow the macw and macl instructions to be used on... blob | commitdiff | raw | diff to current
2017-09-25  Sergio Durigan JuniorInitialize 'imm' on opcodes/aarch64-opc.c:expand_fp_imm... blob | commitdiff | raw | diff to current
2017-09-11  Kuan-Lin Chennds32: Rename __BIT() to N32_BIT(). blob | commitdiff | raw | diff to current
2017-09-09  H.J. Lux86: Remove restriction on NOTRACK prefix position blob | commitdiff | raw | diff to current
2017-08-31  Nick CliftonAdd updated French translations for opcodes and gprof blob | commitdiff | raw | diff to current
2017-08-31  James BowmanFT32: improve disassembly readability blob | commitdiff | raw | diff to current
2017-08-24  Alexander Fedotov[PowerPC VLE] Add SPE2 and EFS2 instructions support blob | commitdiff | raw | diff to current
2017-08-23  Alan Modrappc-opc.c formatting blob | commitdiff | raw | diff to current
2017-08-22  Palmer DabbeltRISC-V: Mark "c.nop" as an alias blob | commitdiff | raw | diff to current
2017-08-21  Alexander Fedotov[PowerPC VLE] Add LSP (Lightweight Signal Processing... blob | commitdiff | raw | diff to current
2017-08-09  Jiong Wang[ARM] Don't warn on REG_SP when used in CRC32 instructions blob | commitdiff | raw | diff to current
2017-08-07  H.J. LuMark big and mach with ATTRIBUTE_UNUSED blob | commitdiff | raw | diff to current
2017-08-07  Maciej W. RozyckiGDB/opcodes: Remove arch/mach/endian disassembler asser... blob | commitdiff | raw | diff to current
2017-07-25  Nick CliftonFix typos in error and option messages in OPCODES library. blob | commitdiff | raw | diff to current
2017-07-24  Jiong Wang[AArch64] Fix the bit pattern order in the comments... blob | commitdiff | raw | diff to current
2017-07-21  Andreas KrebbelS/390: Support z14 as CPU name. blob | commitdiff | raw | diff to current
2017-07-20  Nick CliftonUpdate the German translation for the opcodes library. blob | commitdiff | raw | diff to current
2017-07-19  claziss[ARC] Add SecureShield AUX registers blob | commitdiff | raw | diff to current
2017-07-19  Claudiu Zissulescu[ARC] Add SJLI instruction. blob | commitdiff | raw | diff to current
2017-07-19  John Eric Martin[ARC] Add JLI support. blob | commitdiff | raw | diff to current
2017-07-18  Yuri ChornovianFix spelling typos. blob | commitdiff | raw | diff to current
2017-07-14  Ravi Bangoriabinutils/objdump: Fix disassemble for huge elf sections blob | commitdiff | raw | diff to current
2017-07-12  Alan ModraUpdate PO files blob | commitdiff | raw | diff to current
2017-07-11  Alan ModraMark generated cgen files read-only blob | commitdiff | raw | diff to current
2017-07-07  Alan ModraMove print_insn_XXX to an opcodes internal header,... blob | commitdiff | raw | diff to current
2017-07-05  Borislav PetkovX86: Disassemble primary opcode map's group 2 ModRM... blob | commitdiff | raw | diff to current
2017-07-05  Ramana RadhakrishnanFixup changelog entries for previous commit blob | commitdiff | raw | diff to current
2017-07-04  Tristan GingoldRegenerate configure. blob | commitdiff | raw | diff to current
2017-07-03  Tristan GingoldRegenerate pot files. blob | commitdiff | raw | diff to current
2017-06-30  Maciej W. RozyckiMIPS/opcodes: Reorder LSA and DLSA instructions blob | commitdiff | raw | diff to current
2017-06-30  Maciej W. RozyckiMIPS: Add Imagination interAptiv MR2 MIPS32r3 processor... blob | commitdiff | raw | diff to current
2017-06-30  Maciej W. RozyckiMIPS: Add microMIPS XPA support blob | commitdiff | raw | diff to current
2017-06-30  Maciej W. RozyckiMIPS: Add microMIPS R5 support blob | commitdiff | raw | diff to current
2017-06-30  Maciej W. RozyckiMIPS: Fix XPA base and Virtualization ASE instruction... blob | commitdiff | raw | diff to current
2017-06-29  Maciej W. RozyckiMIPS/opcodes: Correctly combine ASE flags for ASE_MIPS1... blob | commitdiff | raw | diff to current
2017-06-29  Anton Kolesov[ARC] Use FOR_EACH_DISASSEMBLER_OPTION to iterate over... blob | commitdiff | raw | diff to current
2017-06-29  Anton Kolesov[ARC] Fix handling of cpu=... disassembler option value blob | commitdiff | raw | diff to current
2017-06-28  Tamar Christina[AArch64] Add dot product support for AArch64 to binutils blob | commitdiff | raw | diff to current
2017-06-28  Jiong Wang[ARM] Assembler and disassembler support Dot Product... blob | commitdiff | raw | diff to current
2017-06-28  Maciej W. RozyckiMIPS: Add Imagination interAptiv MR2 MIPS32r3 processor... blob | commitdiff | raw | diff to current
2017-06-23  Andrew WatermanRISC-V: Fix SLTI disassembly blob | commitdiff | raw | diff to current
2017-06-21  H.J. Lux86: CET v2.0: Update incssp and setssbsy blob | commitdiff | raw | diff to current
2017-06-21  H.J. Lux86: CET v2.0: Rename savessp to saveprevssp blob | commitdiff | raw | diff to current
2017-06-21  H.J. Lux86: CET v2.0: Update NOTRACK prefix blob | commitdiff | raw | diff to current
2017-06-19  Nick CliftonPrevent address violation when attempting to disassembl... blob | commitdiff | raw | diff to current
2017-06-16  Alan ModraRegen rx-decode.c blob | commitdiff | raw | diff to current
2017-06-15  H.J. Lui386-dis: Check valid bnd register blob | commitdiff | raw | diff to current
2017-06-15  Nick CliftonPrevent address violation problem when disassembling... blob | commitdiff | raw | diff to current
2017-06-15  Nick CliftonFix address violation when disassembling a corrupt... blob | commitdiff | raw | diff to current
2017-06-15  Nick CliftonPrevent invalid array accesses when disassembling a... blob | commitdiff | raw | diff to current
2017-06-14  Nick CliftonFix seg-fault when trying to disassemble a corrupt... blob | commitdiff | raw | diff to current
2017-06-14  Yao QiDon't use print_insn_XXX in GDB blob | commitdiff | raw | diff to current
2017-06-14  Nick CliftonFix address violation problems when disassembling a... blob | commitdiff | raw | diff to current
2017-06-14  Andre Vieira[opcodes][arm] Remove bogus entry added by accident... blob | commitdiff | raw | diff to current
2017-05-30  Anton Kolesov[ARC] Allow CPU to be enforced via disassemble_info... blob | commitdiff | raw | diff to current
2017-05-24  Yao QiMove print_insn_XXX to an opcodes internal header blob | commitdiff | raw | diff to current
2017-05-24  Yao QiUse disassemble.c:disassembler select rl78 disassembler blob | commitdiff | raw | diff to current
2017-05-24  Yao QiRefactor disassembler selection blob | commitdiff | raw | diff to current
2017-05-22  H.J. Lux86: Add NOTRACK prefix support blob | commitdiff | raw | diff to current
2017-05-19  Jose E. Marchesibinutils: support for the SPARC M8 processor blob | commitdiff | raw | diff to current
2017-05-18  Alan ModraDon't compare boolean values against TRUE or FALSE blob | commitdiff | raw | diff to current
2017-05-15  Maciej W. RozyckiMIPS16e2: Add MIPS16e2 ASE support blob | commitdiff | raw | diff to current
2017-05-15  Maciej W. RozyckiMIPS/opcodes: Remove an incorrect MT ASE reference... blob | commitdiff | raw | diff to current
2017-05-12  Maciej W. RozyckiMIPS16/opcodes: Make the handling of BREAK and SDBBP... blob | commitdiff | raw | diff to current
2017-05-11  Maciej W. RozyckiMIPS/opcodes: Mark descriptive SYNC mnemonics as aliases blob | commitdiff | raw | diff to current
2017-05-10  Claudiu Zissulescu[ARC] Object attributes. blob | commitdiff | raw | diff to current
2017-05-04  Kito ChengRISC-V: Fix disassemble for c.li, c.andi and c.addiw blob | commitdiff | raw | diff to current
2017-05-02  Michael ClarkRISC-V: Change CALL macro to use ra as the temporary... blob | commitdiff | raw | diff to current
2017-05-02  Maciej W. RozyckiMIPS16/opcodes: Keep the LSB of PC-relative offsets... blob | commitdiff | raw | diff to current
2017-05-02  Bernd EdlingerFix value in comment of disassembled ARM type A opcodes. blob | commitdiff | raw | diff to current
2017-04-25  Claudiu Zissulescu[ARC] Enhance enter/leave mnemonics. blob | commitdiff | raw | diff to current
2017-04-25  Claudiu Zissulescu[ARC] Prefer NOP instead of MOV 0,0 blob | commitdiff | raw | diff to current
2017-04-25  Maciej W. RozyckiMIPS16/opcodes: Add `-M no-aliases' disassembler option... blob | commitdiff | raw | diff to current
2017-04-25  Maciej W. RozyckiMIPS16/opcodes: Annotate instruction aliases blob | commitdiff | raw | diff to current
2017-04-24  Tamar ChristinaFix snafu in aarch64 opcodes debugging statement. blob | commitdiff | raw | diff to current
2017-04-22  Alan ModraPowerPC VLE insn set additions blob | commitdiff | raw | diff to current
2017-04-21  Jose E. Marchesiopcodes: mark SPARC RETT instructions as v6notv9. blob | commitdiff | raw | diff to current
2017-04-21  Nick CliftonFix detection of illegal AArch64 opcodes that resemble... blob | commitdiff | raw | diff to current
2017-04-13  Alan ModraRegen cgen files blob | commitdiff | raw | diff to current
2017-04-10  Alan ModraReorder PPC_OPCODE_* and set PPC_OPCODE_TMR for e6500 blob | commitdiff | raw | diff to current
2017-04-10  Alan ModraBye bye PPC_OPCODE_HTM and -mhtm blob | commitdiff | raw | diff to current
next
GDB Binutils - Deliverables
This page took 0.286809 seconds and 107 git commands to generate.