projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
perf/x86/intel: Add lockdep assert
[deliverable/linux.git] / arch / x86 / kernel / cpu / perf_event_intel.c
CommitLineData
a7e3ed1e 1/*
efc9f05d
SE		 2 * Per core/cpu state
3 *
4 * Used to coordinate shared registers between HT threads or
5 * among events on a single PMU.
a7e3ed1e 6 */
de0428a7 7
c767a54b
JP		 8#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
9
de0428a7
KW		 10#include <linux/stddef.h>
11#include <linux/types.h>
12#include <linux/init.h>
13#include <linux/slab.h>
69c60c88 14#include <linux/export.h>
b37609c3 15#include <linux/watchdog.h>
de0428a7 16
3a632cb2 17#include <asm/cpufeature.h>
de0428a7
KW		 18#include <asm/hardirq.h>
19#include <asm/apic.h>
20
21#include "perf_event.h"
a7e3ed1e 22
f22f54f4 23/*
b622d644 24 * Intel PerfMon, used on Core and later.
f22f54f4 25 */
ec75a716 26static u64 intel_perfmon_event_map[PERF_COUNT_HW_MAX] __read_mostly =
f22f54f4 27{
c3b7cdf1
PE		 28 [PERF_COUNT_HW_CPU_CYCLES] = 0x003c,
29 [PERF_COUNT_HW_INSTRUCTIONS] = 0x00c0,
30 [PERF_COUNT_HW_CACHE_REFERENCES] = 0x4f2e,
31 [PERF_COUNT_HW_CACHE_MISSES] = 0x412e,
32 [PERF_COUNT_HW_BRANCH_INSTRUCTIONS] = 0x00c4,
33 [PERF_COUNT_HW_BRANCH_MISSES] = 0x00c5,
34 [PERF_COUNT_HW_BUS_CYCLES] = 0x013c,
35 [PERF_COUNT_HW_REF_CPU_CYCLES] = 0x0300, /* pseudo-encoding */
f22f54f4
PZ		 36};
37
5c543e3c 38static struct event_constraint intel_core_event_constraints[] __read_mostly =
f22f54f4
PZ		 39{
40 INTEL_EVENT_CONSTRAINT(0x11, 0x2), /* FP_ASSIST */
41 INTEL_EVENT_CONSTRAINT(0x12, 0x2), /* MUL */
42 INTEL_EVENT_CONSTRAINT(0x13, 0x2), /* DIV */
43 INTEL_EVENT_CONSTRAINT(0x14, 0x1), /* CYCLES_DIV_BUSY */
44 INTEL_EVENT_CONSTRAINT(0x19, 0x2), /* DELAYED_BYPASS */
45 INTEL_EVENT_CONSTRAINT(0xc1, 0x1), /* FP_COMP_INSTR_RET */
46 EVENT_CONSTRAINT_END
47};
48
5c543e3c 49static struct event_constraint intel_core2_event_constraints[] __read_mostly =
f22f54f4 50{
b622d644
PZ		 51 FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */
52 FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */
cd09c0c4 53 FIXED_EVENT_CONSTRAINT(0x0300, 2), /* CPU_CLK_UNHALTED.REF */
f22f54f4
PZ		 54 INTEL_EVENT_CONSTRAINT(0x10, 0x1), /* FP_COMP_OPS_EXE */
55 INTEL_EVENT_CONSTRAINT(0x11, 0x2), /* FP_ASSIST */
56 INTEL_EVENT_CONSTRAINT(0x12, 0x2), /* MUL */
57 INTEL_EVENT_CONSTRAINT(0x13, 0x2), /* DIV */
58 INTEL_EVENT_CONSTRAINT(0x14, 0x1), /* CYCLES_DIV_BUSY */
59 INTEL_EVENT_CONSTRAINT(0x18, 0x1), /* IDLE_DURING_DIV */
60 INTEL_EVENT_CONSTRAINT(0x19, 0x2), /* DELAYED_BYPASS */
61 INTEL_EVENT_CONSTRAINT(0xa1, 0x1), /* RS_UOPS_DISPATCH_CYCLES */
b622d644 62 INTEL_EVENT_CONSTRAINT(0xc9, 0x1), /* ITLB_MISS_RETIRED (T30-9) */
f22f54f4
PZ		 63 INTEL_EVENT_CONSTRAINT(0xcb, 0x1), /* MEM_LOAD_RETIRED */
64 EVENT_CONSTRAINT_END
65};
66
5c543e3c 67static struct event_constraint intel_nehalem_event_constraints[] __read_mostly =
f22f54f4 68{
b622d644
PZ		 69 FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */
70 FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */
cd09c0c4 71 FIXED_EVENT_CONSTRAINT(0x0300, 2), /* CPU_CLK_UNHALTED.REF */
f22f54f4
PZ		 72 INTEL_EVENT_CONSTRAINT(0x40, 0x3), /* L1D_CACHE_LD */
73 INTEL_EVENT_CONSTRAINT(0x41, 0x3), /* L1D_CACHE_ST */
74 INTEL_EVENT_CONSTRAINT(0x42, 0x3), /* L1D_CACHE_LOCK */
75 INTEL_EVENT_CONSTRAINT(0x43, 0x3), /* L1D_ALL_REF */
76 INTEL_EVENT_CONSTRAINT(0x48, 0x3), /* L1D_PEND_MISS */
77 INTEL_EVENT_CONSTRAINT(0x4e, 0x3), /* L1D_PREFETCH */
78 INTEL_EVENT_CONSTRAINT(0x51, 0x3), /* L1D */
79 INTEL_EVENT_CONSTRAINT(0x63, 0x3), /* CACHE_LOCK_CYCLES */
80 EVENT_CONSTRAINT_END
81};
82
5c543e3c 83static struct extra_reg intel_nehalem_extra_regs[] __read_mostly =
a7e3ed1e 84{
53ad0447
YZ		 85 /* must define OFFCORE_RSP_X first, see intel_fixup_er() */
86 INTEL_UEVENT_EXTRA_REG(0x01b7, MSR_OFFCORE_RSP_0, 0xffff, RSP_0),
f20093ee 87 INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG(0x100b),
a7e3ed1e
AK		 88 EVENT_EXTRA_END
89};
90
5c543e3c 91static struct event_constraint intel_westmere_event_constraints[] __read_mostly =
f22f54f4 92{
b622d644
PZ		 93 FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */
94 FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */
cd09c0c4 95 FIXED_EVENT_CONSTRAINT(0x0300, 2), /* CPU_CLK_UNHALTED.REF */
f22f54f4
PZ		 96 INTEL_EVENT_CONSTRAINT(0x51, 0x3), /* L1D */
97 INTEL_EVENT_CONSTRAINT(0x60, 0x1), /* OFFCORE_REQUESTS_OUTSTANDING */
98 INTEL_EVENT_CONSTRAINT(0x63, 0x3), /* CACHE_LOCK_CYCLES */
d1100770 99 INTEL_EVENT_CONSTRAINT(0xb3, 0x1), /* SNOOPQ_REQUEST_OUTSTANDING */
f22f54f4
PZ		 100 EVENT_CONSTRAINT_END
101};
102
5c543e3c 103static struct event_constraint intel_snb_event_constraints[] __read_mostly =
b06b3d49
LM		 104{
105 FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */
106 FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */
cd09c0c4 107 FIXED_EVENT_CONSTRAINT(0x0300, 2), /* CPU_CLK_UNHALTED.REF */
fd4a5aef
SE		 108 INTEL_UEVENT_CONSTRAINT(0x04a3, 0xf), /* CYCLE_ACTIVITY.CYCLES_NO_DISPATCH */
109 INTEL_UEVENT_CONSTRAINT(0x05a3, 0xf), /* CYCLE_ACTIVITY.STALLS_L2_PENDING */
110 INTEL_UEVENT_CONSTRAINT(0x02a3, 0x4), /* CYCLE_ACTIVITY.CYCLES_L1D_PENDING */
111 INTEL_UEVENT_CONSTRAINT(0x06a3, 0x4), /* CYCLE_ACTIVITY.STALLS_L1D_PENDING */
b06b3d49 112 INTEL_EVENT_CONSTRAINT(0x48, 0x4), /* L1D_PEND_MISS.PENDING */
b06b3d49
LM		 113 INTEL_UEVENT_CONSTRAINT(0x01c0, 0x2), /* INST_RETIRED.PREC_DIST */
114 INTEL_EVENT_CONSTRAINT(0xcd, 0x8), /* MEM_TRANS_RETIRED.LOAD_LATENCY */
f8378f52
AK		 115 INTEL_UEVENT_CONSTRAINT(0x04a3, 0xf), /* CYCLE_ACTIVITY.CYCLES_NO_DISPATCH */
116 INTEL_UEVENT_CONSTRAINT(0x02a3, 0x4), /* CYCLE_ACTIVITY.CYCLES_L1D_PENDING */
93fcf72c
MD		 117
118 INTEL_EXCLEVT_CONSTRAINT(0xd0, 0xf), /* MEM_UOPS_RETIRED.* */
119 INTEL_EXCLEVT_CONSTRAINT(0xd1, 0xf), /* MEM_LOAD_UOPS_RETIRED.* */
120 INTEL_EXCLEVT_CONSTRAINT(0xd2, 0xf), /* MEM_LOAD_UOPS_LLC_HIT_RETIRED.* */
121 INTEL_EXCLEVT_CONSTRAINT(0xd3, 0xf), /* MEM_LOAD_UOPS_LLC_MISS_RETIRED.* */
122
b06b3d49
LM		 123 EVENT_CONSTRAINT_END
124};
125
69943182
SE		 126static struct event_constraint intel_ivb_event_constraints[] __read_mostly =
127{
128 FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */
129 FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */
130 FIXED_EVENT_CONSTRAINT(0x0300, 2), /* CPU_CLK_UNHALTED.REF */
131 INTEL_UEVENT_CONSTRAINT(0x0148, 0x4), /* L1D_PEND_MISS.PENDING */
132 INTEL_UEVENT_CONSTRAINT(0x0279, 0xf), /* IDQ.EMTPY */
133 INTEL_UEVENT_CONSTRAINT(0x019c, 0xf), /* IDQ_UOPS_NOT_DELIVERED.CORE */
6113af14 134 INTEL_UEVENT_CONSTRAINT(0x02a3, 0xf), /* CYCLE_ACTIVITY.CYCLES_LDM_PENDING */
69943182
SE		 135 INTEL_UEVENT_CONSTRAINT(0x04a3, 0xf), /* CYCLE_ACTIVITY.CYCLES_NO_EXECUTE */
136 INTEL_UEVENT_CONSTRAINT(0x05a3, 0xf), /* CYCLE_ACTIVITY.STALLS_L2_PENDING */
137 INTEL_UEVENT_CONSTRAINT(0x06a3, 0xf), /* CYCLE_ACTIVITY.STALLS_LDM_PENDING */
138 INTEL_UEVENT_CONSTRAINT(0x08a3, 0x4), /* CYCLE_ACTIVITY.CYCLES_L1D_PENDING */
139 INTEL_UEVENT_CONSTRAINT(0x0ca3, 0x4), /* CYCLE_ACTIVITY.STALLS_L1D_PENDING */
140 INTEL_UEVENT_CONSTRAINT(0x01c0, 0x2), /* INST_RETIRED.PREC_DIST */
93fcf72c
MD		 141
142 INTEL_EXCLEVT_CONSTRAINT(0xd0, 0xf), /* MEM_UOPS_RETIRED.* */
143 INTEL_EXCLEVT_CONSTRAINT(0xd1, 0xf), /* MEM_LOAD_UOPS_RETIRED.* */
144 INTEL_EXCLEVT_CONSTRAINT(0xd2, 0xf), /* MEM_LOAD_UOPS_LLC_HIT_RETIRED.* */
145 INTEL_EXCLEVT_CONSTRAINT(0xd3, 0xf), /* MEM_LOAD_UOPS_LLC_MISS_RETIRED.* */
146
69943182
SE		 147 EVENT_CONSTRAINT_END
148};
149
5c543e3c 150static struct extra_reg intel_westmere_extra_regs[] __read_mostly =
a7e3ed1e 151{
53ad0447
YZ		 152 /* must define OFFCORE_RSP_X first, see intel_fixup_er() */
153 INTEL_UEVENT_EXTRA_REG(0x01b7, MSR_OFFCORE_RSP_0, 0xffff, RSP_0),
154 INTEL_UEVENT_EXTRA_REG(0x01bb, MSR_OFFCORE_RSP_1, 0xffff, RSP_1),
f20093ee 155 INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG(0x100b),
a7e3ed1e
AK		 156 EVENT_EXTRA_END
157};
158
0af3ac1f
AK		 159static struct event_constraint intel_v1_event_constraints[] __read_mostly =
160{
161 EVENT_CONSTRAINT_END
162};
163
5c543e3c 164static struct event_constraint intel_gen_event_constraints[] __read_mostly =
f22f54f4 165{
b622d644
PZ		 166 FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */
167 FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */
cd09c0c4 168 FIXED_EVENT_CONSTRAINT(0x0300, 2), /* CPU_CLK_UNHALTED.REF */
f22f54f4
PZ		 169 EVENT_CONSTRAINT_END
170};
171
1fa64180
YZ		 172static struct event_constraint intel_slm_event_constraints[] __read_mostly =
173{
174 FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */
175 FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */
1fa64180
YZ		 176 FIXED_EVENT_CONSTRAINT(0x0300, 2), /* pseudo CPU_CLK_UNHALTED.REF */
177 EVENT_CONSTRAINT_END
178};
179
ee89cbc2 180static struct extra_reg intel_snb_extra_regs[] __read_mostly = {
53ad0447
YZ		 181 /* must define OFFCORE_RSP_X first, see intel_fixup_er() */
182 INTEL_UEVENT_EXTRA_REG(0x01b7, MSR_OFFCORE_RSP_0, 0x3f807f8fffull, RSP_0),
183 INTEL_UEVENT_EXTRA_REG(0x01bb, MSR_OFFCORE_RSP_1, 0x3f807f8fffull, RSP_1),
f20093ee 184 INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG(0x01cd),
f1923820
SE		 185 EVENT_EXTRA_END
186};
187
188static struct extra_reg intel_snbep_extra_regs[] __read_mostly = {
53ad0447
YZ		 189 /* must define OFFCORE_RSP_X first, see intel_fixup_er() */
190 INTEL_UEVENT_EXTRA_REG(0x01b7, MSR_OFFCORE_RSP_0, 0x3fffff8fffull, RSP_0),
191 INTEL_UEVENT_EXTRA_REG(0x01bb, MSR_OFFCORE_RSP_1, 0x3fffff8fffull, RSP_1),
f1a52789 192 INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG(0x01cd),
ee89cbc2
SE		 193 EVENT_EXTRA_END
194};
195
7f2ee91f
IM		 196EVENT_ATTR_STR(mem-loads, mem_ld_nhm, "event=0x0b,umask=0x10,ldlat=3");
197EVENT_ATTR_STR(mem-loads, mem_ld_snb, "event=0xcd,umask=0x1,ldlat=3");
198EVENT_ATTR_STR(mem-stores, mem_st_snb, "event=0xcd,umask=0x2");
f20093ee
SE		 199
200struct attribute *nhm_events_attrs[] = {
201 EVENT_PTR(mem_ld_nhm),
202 NULL,
203};
204
205struct attribute *snb_events_attrs[] = {
206 EVENT_PTR(mem_ld_snb),
9ad64c0f 207 EVENT_PTR(mem_st_snb),
f20093ee
SE		 208 NULL,
209};
210
3a632cb2
AK		 211static struct event_constraint intel_hsw_event_constraints[] = {
212 FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */
213 FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */
214 FIXED_EVENT_CONSTRAINT(0x0300, 2), /* CPU_CLK_UNHALTED.REF */
215 INTEL_EVENT_CONSTRAINT(0x48, 0x4), /* L1D_PEND_MISS.* */
216 INTEL_UEVENT_CONSTRAINT(0x01c0, 0x2), /* INST_RETIRED.PREC_DIST */
217 INTEL_EVENT_CONSTRAINT(0xcd, 0x8), /* MEM_TRANS_RETIRED.LOAD_LATENCY */
218 /* CYCLE_ACTIVITY.CYCLES_L1D_PENDING */
c420f19b 219 INTEL_UEVENT_CONSTRAINT(0x08a3, 0x4),
3a632cb2 220 /* CYCLE_ACTIVITY.STALLS_L1D_PENDING */
c420f19b 221 INTEL_UEVENT_CONSTRAINT(0x0ca3, 0x4),
3a632cb2 222 /* CYCLE_ACTIVITY.CYCLES_NO_EXECUTE */
c420f19b 223 INTEL_UEVENT_CONSTRAINT(0x04a3, 0xf),
93fcf72c
MD		 224
225 INTEL_EXCLEVT_CONSTRAINT(0xd0, 0xf), /* MEM_UOPS_RETIRED.* */
226 INTEL_EXCLEVT_CONSTRAINT(0xd1, 0xf), /* MEM_LOAD_UOPS_RETIRED.* */
227 INTEL_EXCLEVT_CONSTRAINT(0xd2, 0xf), /* MEM_LOAD_UOPS_LLC_HIT_RETIRED.* */
228 INTEL_EXCLEVT_CONSTRAINT(0xd3, 0xf), /* MEM_LOAD_UOPS_LLC_MISS_RETIRED.* */
229
3a632cb2
AK		 230 EVENT_CONSTRAINT_END
231};
232
91f1b705
AK		 233struct event_constraint intel_bdw_event_constraints[] = {
234 FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */
235 FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */
236 FIXED_EVENT_CONSTRAINT(0x0300, 2), /* CPU_CLK_UNHALTED.REF */
237 INTEL_UEVENT_CONSTRAINT(0x148, 0x4), /* L1D_PEND_MISS.PENDING */
238 INTEL_EVENT_CONSTRAINT(0xa3, 0x4), /* CYCLE_ACTIVITY.* */
239 EVENT_CONSTRAINT_END
240};
241
f22f54f4
PZ		 242static u64 intel_pmu_event_map(int hw_event)
243{
244 return intel_perfmon_event_map[hw_event];
245}
246
74e6543f
YZ		 247#define SNB_DMND_DATA_RD (1ULL << 0)
248#define SNB_DMND_RFO (1ULL << 1)
249#define SNB_DMND_IFETCH (1ULL << 2)
250#define SNB_DMND_WB (1ULL << 3)
251#define SNB_PF_DATA_RD (1ULL << 4)
252#define SNB_PF_RFO (1ULL << 5)
253#define SNB_PF_IFETCH (1ULL << 6)
254#define SNB_LLC_DATA_RD (1ULL << 7)
255#define SNB_LLC_RFO (1ULL << 8)
256#define SNB_LLC_IFETCH (1ULL << 9)
257#define SNB_BUS_LOCKS (1ULL << 10)
258#define SNB_STRM_ST (1ULL << 11)
259#define SNB_OTHER (1ULL << 15)
260#define SNB_RESP_ANY (1ULL << 16)
261#define SNB_NO_SUPP (1ULL << 17)
262#define SNB_LLC_HITM (1ULL << 18)
263#define SNB_LLC_HITE (1ULL << 19)
264#define SNB_LLC_HITS (1ULL << 20)
265#define SNB_LLC_HITF (1ULL << 21)
266#define SNB_LOCAL (1ULL << 22)
267#define SNB_REMOTE (0xffULL << 23)
268#define SNB_SNP_NONE (1ULL << 31)
269#define SNB_SNP_NOT_NEEDED (1ULL << 32)
270#define SNB_SNP_MISS (1ULL << 33)
271#define SNB_NO_FWD (1ULL << 34)
272#define SNB_SNP_FWD (1ULL << 35)
273#define SNB_HITM (1ULL << 36)
274#define SNB_NON_DRAM (1ULL << 37)
275
276#define SNB_DMND_READ (SNB_DMND_DATA_RD|SNB_LLC_DATA_RD)
277#define SNB_DMND_WRITE (SNB_DMND_RFO|SNB_LLC_RFO)
278#define SNB_DMND_PREFETCH (SNB_PF_DATA_RD|SNB_PF_RFO)
279
280#define SNB_SNP_ANY (SNB_SNP_NONE|SNB_SNP_NOT_NEEDED| \
281 SNB_SNP_MISS|SNB_NO_FWD|SNB_SNP_FWD| \
282 SNB_HITM)
283
284#define SNB_DRAM_ANY (SNB_LOCAL|SNB_REMOTE|SNB_SNP_ANY)
285#define SNB_DRAM_REMOTE (SNB_REMOTE|SNB_SNP_ANY)
286
287#define SNB_L3_ACCESS SNB_RESP_ANY
288#define SNB_L3_MISS (SNB_DRAM_ANY|SNB_NON_DRAM)
289
290static __initconst const u64 snb_hw_cache_extra_regs
291 [PERF_COUNT_HW_CACHE_MAX]
292 [PERF_COUNT_HW_CACHE_OP_MAX]
293 [PERF_COUNT_HW_CACHE_RESULT_MAX] =
294{
295 [ C(LL ) ] = {
296 [ C(OP_READ) ] = {
297 [ C(RESULT_ACCESS) ] = SNB_DMND_READ|SNB_L3_ACCESS,
298 [ C(RESULT_MISS) ] = SNB_DMND_READ|SNB_L3_MISS,
299 },
300 [ C(OP_WRITE) ] = {
301 [ C(RESULT_ACCESS) ] = SNB_DMND_WRITE|SNB_L3_ACCESS,
302 [ C(RESULT_MISS) ] = SNB_DMND_WRITE|SNB_L3_MISS,
303 },
304 [ C(OP_PREFETCH) ] = {
305 [ C(RESULT_ACCESS) ] = SNB_DMND_PREFETCH|SNB_L3_ACCESS,
306 [ C(RESULT_MISS) ] = SNB_DMND_PREFETCH|SNB_L3_MISS,
307 },
308 },
309 [ C(NODE) ] = {
310 [ C(OP_READ) ] = {
311 [ C(RESULT_ACCESS) ] = SNB_DMND_READ|SNB_DRAM_ANY,
312 [ C(RESULT_MISS) ] = SNB_DMND_READ|SNB_DRAM_REMOTE,
313 },
314 [ C(OP_WRITE) ] = {
315 [ C(RESULT_ACCESS) ] = SNB_DMND_WRITE|SNB_DRAM_ANY,
316 [ C(RESULT_MISS) ] = SNB_DMND_WRITE|SNB_DRAM_REMOTE,
317 },
318 [ C(OP_PREFETCH) ] = {
319 [ C(RESULT_ACCESS) ] = SNB_DMND_PREFETCH|SNB_DRAM_ANY,
320 [ C(RESULT_MISS) ] = SNB_DMND_PREFETCH|SNB_DRAM_REMOTE,
321 },
322 },
323};
324
b06b3d49
LM		 325static __initconst const u64 snb_hw_cache_event_ids
326 [PERF_COUNT_HW_CACHE_MAX]
327 [PERF_COUNT_HW_CACHE_OP_MAX]
328 [PERF_COUNT_HW_CACHE_RESULT_MAX] =
329{
330 [ C(L1D) ] = {
331 [ C(OP_READ) ] = {
332 [ C(RESULT_ACCESS) ] = 0xf1d0, /* MEM_UOP_RETIRED.LOADS */
333 [ C(RESULT_MISS) ] = 0x0151, /* L1D.REPLACEMENT */
334 },
335 [ C(OP_WRITE) ] = {
336 [ C(RESULT_ACCESS) ] = 0xf2d0, /* MEM_UOP_RETIRED.STORES */
337 [ C(RESULT_MISS) ] = 0x0851, /* L1D.ALL_M_REPLACEMENT */
338 },
339 [ C(OP_PREFETCH) ] = {
340 [ C(RESULT_ACCESS) ] = 0x0,
341 [ C(RESULT_MISS) ] = 0x024e, /* HW_PRE_REQ.DL1_MISS */
342 },
343 },
344 [ C(L1I ) ] = {
345 [ C(OP_READ) ] = {
346 [ C(RESULT_ACCESS) ] = 0x0,
347 [ C(RESULT_MISS) ] = 0x0280, /* ICACHE.MISSES */
348 },
349 [ C(OP_WRITE) ] = {
350 [ C(RESULT_ACCESS) ] = -1,
351 [ C(RESULT_MISS) ] = -1,
352 },
353 [ C(OP_PREFETCH) ] = {
354 [ C(RESULT_ACCESS) ] = 0x0,
355 [ C(RESULT_MISS) ] = 0x0,
356 },
357 },
358 [ C(LL ) ] = {
b06b3d49 359 [ C(OP_READ) ] = {
63b6a675 360 /* OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE */
b06b3d49 361 [ C(RESULT_ACCESS) ] = 0x01b7,
63b6a675
PZ		 362 /* OFFCORE_RESPONSE.ANY_DATA.ANY_LLC_MISS */
363 [ C(RESULT_MISS) ] = 0x01b7,
b06b3d49
LM		 364 },
365 [ C(OP_WRITE) ] = {
63b6a675 366 /* OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE */
b06b3d49 367 [ C(RESULT_ACCESS) ] = 0x01b7,
63b6a675
PZ		 368 /* OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS */
369 [ C(RESULT_MISS) ] = 0x01b7,
b06b3d49
LM		 370 },
371 [ C(OP_PREFETCH) ] = {
63b6a675 372 /* OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE */
b06b3d49 373 [ C(RESULT_ACCESS) ] = 0x01b7,
63b6a675
PZ		 374 /* OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS */
375 [ C(RESULT_MISS) ] = 0x01b7,
b06b3d49
LM		 376 },
377 },
378 [ C(DTLB) ] = {
379 [ C(OP_READ) ] = {
380 [ C(RESULT_ACCESS) ] = 0x81d0, /* MEM_UOP_RETIRED.ALL_LOADS */
381 [ C(RESULT_MISS) ] = 0x0108, /* DTLB_LOAD_MISSES.CAUSES_A_WALK */
382 },
383 [ C(OP_WRITE) ] = {
384 [ C(RESULT_ACCESS) ] = 0x82d0, /* MEM_UOP_RETIRED.ALL_STORES */
385 [ C(RESULT_MISS) ] = 0x0149, /* DTLB_STORE_MISSES.MISS_CAUSES_A_WALK */
386 },
387 [ C(OP_PREFETCH) ] = {
388 [ C(RESULT_ACCESS) ] = 0x0,
389 [ C(RESULT_MISS) ] = 0x0,
390 },
391 },
392 [ C(ITLB) ] = {
393 [ C(OP_READ) ] = {
394 [ C(RESULT_ACCESS) ] = 0x1085, /* ITLB_MISSES.STLB_HIT */
395 [ C(RESULT_MISS) ] = 0x0185, /* ITLB_MISSES.CAUSES_A_WALK */
396 },
397 [ C(OP_WRITE) ] = {
398 [ C(RESULT_ACCESS) ] = -1,
399 [ C(RESULT_MISS) ] = -1,
400 },
401 [ C(OP_PREFETCH) ] = {
402 [ C(RESULT_ACCESS) ] = -1,
403 [ C(RESULT_MISS) ] = -1,
404 },
405 },
406 [ C(BPU ) ] = {
407 [ C(OP_READ) ] = {
408 [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ALL_BRANCHES */
409 [ C(RESULT_MISS) ] = 0x00c5, /* BR_MISP_RETIRED.ALL_BRANCHES */
410 },
411 [ C(OP_WRITE) ] = {
412 [ C(RESULT_ACCESS) ] = -1,
413 [ C(RESULT_MISS) ] = -1,
414 },
415 [ C(OP_PREFETCH) ] = {
416 [ C(RESULT_ACCESS) ] = -1,
417 [ C(RESULT_MISS) ] = -1,
418 },
419 },
89d6c0b5
PZ		 420 [ C(NODE) ] = {
421 [ C(OP_READ) ] = {
74e6543f
YZ		 422 [ C(RESULT_ACCESS) ] = 0x01b7,
423 [ C(RESULT_MISS) ] = 0x01b7,
89d6c0b5
PZ		 424 },
425 [ C(OP_WRITE) ] = {
74e6543f
YZ		 426 [ C(RESULT_ACCESS) ] = 0x01b7,
427 [ C(RESULT_MISS) ] = 0x01b7,
89d6c0b5
PZ		 428 },
429 [ C(OP_PREFETCH) ] = {
74e6543f
YZ		 430 [ C(RESULT_ACCESS) ] = 0x01b7,
431 [ C(RESULT_MISS) ] = 0x01b7,
89d6c0b5
PZ		 432 },
433 },
434
b06b3d49
LM		 435};
436
0f1b5ca2
AK		 437/*
438 * Notes on the events:
439 * - data reads do not include code reads (comparable to earlier tables)
440 * - data counts include speculative execution (except L1 write, dtlb, bpu)
441 * - remote node access includes remote memory, remote cache, remote mmio.
442 * - prefetches are not included in the counts because they are not
443 * reliably counted.
444 */
445
446#define HSW_DEMAND_DATA_RD BIT_ULL(0)
447#define HSW_DEMAND_RFO BIT_ULL(1)
448#define HSW_ANY_RESPONSE BIT_ULL(16)
449#define HSW_SUPPLIER_NONE BIT_ULL(17)
450#define HSW_L3_MISS_LOCAL_DRAM BIT_ULL(22)
451#define HSW_L3_MISS_REMOTE_HOP0 BIT_ULL(27)
452#define HSW_L3_MISS_REMOTE_HOP1 BIT_ULL(28)
453#define HSW_L3_MISS_REMOTE_HOP2P BIT_ULL(29)
454#define HSW_L3_MISS (HSW_L3_MISS_LOCAL_DRAM| \
455 HSW_L3_MISS_REMOTE_HOP0|HSW_L3_MISS_REMOTE_HOP1| \
456 HSW_L3_MISS_REMOTE_HOP2P)
457#define HSW_SNOOP_NONE BIT_ULL(31)
458#define HSW_SNOOP_NOT_NEEDED BIT_ULL(32)
459#define HSW_SNOOP_MISS BIT_ULL(33)
460#define HSW_SNOOP_HIT_NO_FWD BIT_ULL(34)
461#define HSW_SNOOP_HIT_WITH_FWD BIT_ULL(35)
462#define HSW_SNOOP_HITM BIT_ULL(36)
463#define HSW_SNOOP_NON_DRAM BIT_ULL(37)
464#define HSW_ANY_SNOOP (HSW_SNOOP_NONE| \
465 HSW_SNOOP_NOT_NEEDED|HSW_SNOOP_MISS| \
466 HSW_SNOOP_HIT_NO_FWD|HSW_SNOOP_HIT_WITH_FWD| \
467 HSW_SNOOP_HITM|HSW_SNOOP_NON_DRAM)
468#define HSW_SNOOP_DRAM (HSW_ANY_SNOOP & ~HSW_SNOOP_NON_DRAM)
469#define HSW_DEMAND_READ HSW_DEMAND_DATA_RD
470#define HSW_DEMAND_WRITE HSW_DEMAND_RFO
471#define HSW_L3_MISS_REMOTE (HSW_L3_MISS_REMOTE_HOP0|\
472 HSW_L3_MISS_REMOTE_HOP1|HSW_L3_MISS_REMOTE_HOP2P)
473#define HSW_LLC_ACCESS HSW_ANY_RESPONSE
474
91f1b705
AK		 475#define BDW_L3_MISS_LOCAL BIT(26)
476#define BDW_L3_MISS (BDW_L3_MISS_LOCAL| \
477 HSW_L3_MISS_REMOTE_HOP0|HSW_L3_MISS_REMOTE_HOP1| \
478 HSW_L3_MISS_REMOTE_HOP2P)
479
480
0f1b5ca2
AK		 481static __initconst const u64 hsw_hw_cache_event_ids
482 [PERF_COUNT_HW_CACHE_MAX]
483 [PERF_COUNT_HW_CACHE_OP_MAX]
484 [PERF_COUNT_HW_CACHE_RESULT_MAX] =
485{
486 [ C(L1D ) ] = {
487 [ C(OP_READ) ] = {
488 [ C(RESULT_ACCESS) ] = 0x81d0, /* MEM_UOPS_RETIRED.ALL_LOADS */
489 [ C(RESULT_MISS) ] = 0x151, /* L1D.REPLACEMENT */
490 },
491 [ C(OP_WRITE) ] = {
492 [ C(RESULT_ACCESS) ] = 0x82d0, /* MEM_UOPS_RETIRED.ALL_STORES */
493 [ C(RESULT_MISS) ] = 0x0,
494 },
495 [ C(OP_PREFETCH) ] = {
496 [ C(RESULT_ACCESS) ] = 0x0,
497 [ C(RESULT_MISS) ] = 0x0,
498 },
499 },
500 [ C(L1I ) ] = {
501 [ C(OP_READ) ] = {
502 [ C(RESULT_ACCESS) ] = 0x0,
503 [ C(RESULT_MISS) ] = 0x280, /* ICACHE.MISSES */
504 },
505 [ C(OP_WRITE) ] = {
506 [ C(RESULT_ACCESS) ] = -1,
507 [ C(RESULT_MISS) ] = -1,
508 },
509 [ C(OP_PREFETCH) ] = {
510 [ C(RESULT_ACCESS) ] = 0x0,
511 [ C(RESULT_MISS) ] = 0x0,
512 },
513 },
514 [ C(LL ) ] = {
515 [ C(OP_READ) ] = {
516 [ C(RESULT_ACCESS) ] = 0x1b7, /* OFFCORE_RESPONSE */
517 [ C(RESULT_MISS) ] = 0x1b7, /* OFFCORE_RESPONSE */
518 },
519 [ C(OP_WRITE) ] = {
520 [ C(RESULT_ACCESS) ] = 0x1b7, /* OFFCORE_RESPONSE */
521 [ C(RESULT_MISS) ] = 0x1b7, /* OFFCORE_RESPONSE */
522 },
523 [ C(OP_PREFETCH) ] = {
524 [ C(RESULT_ACCESS) ] = 0x0,
525 [ C(RESULT_MISS) ] = 0x0,
526 },
527 },
528 [ C(DTLB) ] = {
529 [ C(OP_READ) ] = {
530 [ C(RESULT_ACCESS) ] = 0x81d0, /* MEM_UOPS_RETIRED.ALL_LOADS */
531 [ C(RESULT_MISS) ] = 0x108, /* DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK */
532 },
533 [ C(OP_WRITE) ] = {
534 [ C(RESULT_ACCESS) ] = 0x82d0, /* MEM_UOPS_RETIRED.ALL_STORES */
535 [ C(RESULT_MISS) ] = 0x149, /* DTLB_STORE_MISSES.MISS_CAUSES_A_WALK */
536 },
537 [ C(OP_PREFETCH) ] = {
538 [ C(RESULT_ACCESS) ] = 0x0,
539 [ C(RESULT_MISS) ] = 0x0,
540 },
541 },
542 [ C(ITLB) ] = {
543 [ C(OP_READ) ] = {
544 [ C(RESULT_ACCESS) ] = 0x6085, /* ITLB_MISSES.STLB_HIT */
545 [ C(RESULT_MISS) ] = 0x185, /* ITLB_MISSES.MISS_CAUSES_A_WALK */
546 },
547 [ C(OP_WRITE) ] = {
548 [ C(RESULT_ACCESS) ] = -1,
549 [ C(RESULT_MISS) ] = -1,
550 },
551 [ C(OP_PREFETCH) ] = {
552 [ C(RESULT_ACCESS) ] = -1,
553 [ C(RESULT_MISS) ] = -1,
554 },
555 },
556 [ C(BPU ) ] = {
557 [ C(OP_READ) ] = {
558 [ C(RESULT_ACCESS) ] = 0xc4, /* BR_INST_RETIRED.ALL_BRANCHES */
559 [ C(RESULT_MISS) ] = 0xc5, /* BR_MISP_RETIRED.ALL_BRANCHES */
560 },
561 [ C(OP_WRITE) ] = {
562 [ C(RESULT_ACCESS) ] = -1,
563 [ C(RESULT_MISS) ] = -1,
564 },
565 [ C(OP_PREFETCH) ] = {
566 [ C(RESULT_ACCESS) ] = -1,
567 [ C(RESULT_MISS) ] = -1,
568 },
569 },
570 [ C(NODE) ] = {
571 [ C(OP_READ) ] = {
572 [ C(RESULT_ACCESS) ] = 0x1b7, /* OFFCORE_RESPONSE */
573 [ C(RESULT_MISS) ] = 0x1b7, /* OFFCORE_RESPONSE */
574 },
575 [ C(OP_WRITE) ] = {
576 [ C(RESULT_ACCESS) ] = 0x1b7, /* OFFCORE_RESPONSE */
577 [ C(RESULT_MISS) ] = 0x1b7, /* OFFCORE_RESPONSE */
578 },
579 [ C(OP_PREFETCH) ] = {
580 [ C(RESULT_ACCESS) ] = 0x0,
581 [ C(RESULT_MISS) ] = 0x0,
582 },
583 },
584};
585
586static __initconst const u64 hsw_hw_cache_extra_regs
587 [PERF_COUNT_HW_CACHE_MAX]
588 [PERF_COUNT_HW_CACHE_OP_MAX]
589 [PERF_COUNT_HW_CACHE_RESULT_MAX] =
590{
591 [ C(LL ) ] = {
592 [ C(OP_READ) ] = {
593 [ C(RESULT_ACCESS) ] = HSW_DEMAND_READ|
594 HSW_LLC_ACCESS,
595 [ C(RESULT_MISS) ] = HSW_DEMAND_READ|
596 HSW_L3_MISS|HSW_ANY_SNOOP,
597 },
598 [ C(OP_WRITE) ] = {
599 [ C(RESULT_ACCESS) ] = HSW_DEMAND_WRITE|
600 HSW_LLC_ACCESS,
601 [ C(RESULT_MISS) ] = HSW_DEMAND_WRITE|
602 HSW_L3_MISS|HSW_ANY_SNOOP,
603 },
604 [ C(OP_PREFETCH) ] = {
605 [ C(RESULT_ACCESS) ] = 0x0,
606 [ C(RESULT_MISS) ] = 0x0,
607 },
608 },
609 [ C(NODE) ] = {
610 [ C(OP_READ) ] = {
611 [ C(RESULT_ACCESS) ] = HSW_DEMAND_READ|
612 HSW_L3_MISS_LOCAL_DRAM|
613 HSW_SNOOP_DRAM,
614 [ C(RESULT_MISS) ] = HSW_DEMAND_READ|
615 HSW_L3_MISS_REMOTE|
616 HSW_SNOOP_DRAM,
617 },
618 [ C(OP_WRITE) ] = {
619 [ C(RESULT_ACCESS) ] = HSW_DEMAND_WRITE|
620 HSW_L3_MISS_LOCAL_DRAM|
621 HSW_SNOOP_DRAM,
622 [ C(RESULT_MISS) ] = HSW_DEMAND_WRITE|
623 HSW_L3_MISS_REMOTE|
624 HSW_SNOOP_DRAM,
625 },
626 [ C(OP_PREFETCH) ] = {
627 [ C(RESULT_ACCESS) ] = 0x0,
628 [ C(RESULT_MISS) ] = 0x0,
629 },
630 },
631};
632
caaa8be3 633static __initconst const u64 westmere_hw_cache_event_ids
f22f54f4
PZ		 634 [PERF_COUNT_HW_CACHE_MAX]
635 [PERF_COUNT_HW_CACHE_OP_MAX]
636 [PERF_COUNT_HW_CACHE_RESULT_MAX] =
637{
638 [ C(L1D) ] = {
639 [ C(OP_READ) ] = {
640 [ C(RESULT_ACCESS) ] = 0x010b, /* MEM_INST_RETIRED.LOADS */
641 [ C(RESULT_MISS) ] = 0x0151, /* L1D.REPL */
642 },
643 [ C(OP_WRITE) ] = {
644 [ C(RESULT_ACCESS) ] = 0x020b, /* MEM_INST_RETURED.STORES */
645 [ C(RESULT_MISS) ] = 0x0251, /* L1D.M_REPL */
646 },
647 [ C(OP_PREFETCH) ] = {
648 [ C(RESULT_ACCESS) ] = 0x014e, /* L1D_PREFETCH.REQUESTS */
649 [ C(RESULT_MISS) ] = 0x024e, /* L1D_PREFETCH.MISS */
650 },
651 },
652 [ C(L1I ) ] = {
653 [ C(OP_READ) ] = {
654 [ C(RESULT_ACCESS) ] = 0x0380, /* L1I.READS */
655 [ C(RESULT_MISS) ] = 0x0280, /* L1I.MISSES */
656 },
657 [ C(OP_WRITE) ] = {
658 [ C(RESULT_ACCESS) ] = -1,
659 [ C(RESULT_MISS) ] = -1,
660 },
661 [ C(OP_PREFETCH) ] = {
662 [ C(RESULT_ACCESS) ] = 0x0,
663 [ C(RESULT_MISS) ] = 0x0,
664 },
665 },
666 [ C(LL ) ] = {
667 [ C(OP_READ) ] = {
63b6a675 668 /* OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE */
e994d7d2 669 [ C(RESULT_ACCESS) ] = 0x01b7,
63b6a675
PZ		 670 /* OFFCORE_RESPONSE.ANY_DATA.ANY_LLC_MISS */
671 [ C(RESULT_MISS) ] = 0x01b7,
f22f54f4 672 },
e994d7d2
AK		 673 /*
674 * Use RFO, not WRITEBACK, because a write miss would typically occur
675 * on RFO.
676 */
f22f54f4 677 [ C(OP_WRITE) ] = {
63b6a675
PZ		 678 /* OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE */
679 [ C(RESULT_ACCESS) ] = 0x01b7,
680 /* OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS */
e994d7d2 681 [ C(RESULT_MISS) ] = 0x01b7,
f22f54f4
PZ		 682 },
683 [ C(OP_PREFETCH) ] = {
63b6a675 684 /* OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE */
e994d7d2 685 [ C(RESULT_ACCESS) ] = 0x01b7,
63b6a675
PZ		 686 /* OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS */
687 [ C(RESULT_MISS) ] = 0x01b7,
f22f54f4
PZ		 688 },
689 },
690 [ C(DTLB) ] = {
691 [ C(OP_READ) ] = {
692 [ C(RESULT_ACCESS) ] = 0x010b, /* MEM_INST_RETIRED.LOADS */
693 [ C(RESULT_MISS) ] = 0x0108, /* DTLB_LOAD_MISSES.ANY */
694 },
695 [ C(OP_WRITE) ] = {
696 [ C(RESULT_ACCESS) ] = 0x020b, /* MEM_INST_RETURED.STORES */
697 [ C(RESULT_MISS) ] = 0x010c, /* MEM_STORE_RETIRED.DTLB_MISS */
698 },
699 [ C(OP_PREFETCH) ] = {
700 [ C(RESULT_ACCESS) ] = 0x0,
701 [ C(RESULT_MISS) ] = 0x0,
702 },
703 },
704 [ C(ITLB) ] = {
705 [ C(OP_READ) ] = {
706 [ C(RESULT_ACCESS) ] = 0x01c0, /* INST_RETIRED.ANY_P */
707 [ C(RESULT_MISS) ] = 0x0185, /* ITLB_MISSES.ANY */
708 },
709 [ C(OP_WRITE) ] = {
710 [ C(RESULT_ACCESS) ] = -1,
711 [ C(RESULT_MISS) ] = -1,
712 },
713 [ C(OP_PREFETCH) ] = {
714 [ C(RESULT_ACCESS) ] = -1,
715 [ C(RESULT_MISS) ] = -1,
716 },
717 },
718 [ C(BPU ) ] = {
719 [ C(OP_READ) ] = {
720 [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ALL_BRANCHES */
721 [ C(RESULT_MISS) ] = 0x03e8, /* BPU_CLEARS.ANY */
722 },
723 [ C(OP_WRITE) ] = {
724 [ C(RESULT_ACCESS) ] = -1,
725 [ C(RESULT_MISS) ] = -1,
726 },
727 [ C(OP_PREFETCH) ] = {
728 [ C(RESULT_ACCESS) ] = -1,
729 [ C(RESULT_MISS) ] = -1,
730 },
731 },
89d6c0b5
PZ		 732 [ C(NODE) ] = {
733 [ C(OP_READ) ] = {
734 [ C(RESULT_ACCESS) ] = 0x01b7,
735 [ C(RESULT_MISS) ] = 0x01b7,
736 },
737 [ C(OP_WRITE) ] = {
738 [ C(RESULT_ACCESS) ] = 0x01b7,
739 [ C(RESULT_MISS) ] = 0x01b7,
740 },
741 [ C(OP_PREFETCH) ] = {
742 [ C(RESULT_ACCESS) ] = 0x01b7,
743 [ C(RESULT_MISS) ] = 0x01b7,
744 },
745 },
f22f54f4
PZ		 746};
747
e994d7d2 748/*
63b6a675
PZ		 749 * Nehalem/Westmere MSR_OFFCORE_RESPONSE bits;
750 * See IA32 SDM Vol 3B 30.6.1.3
e994d7d2
AK		 751 */
752
63b6a675
PZ		 753#define NHM_DMND_DATA_RD (1 << 0)
754#define NHM_DMND_RFO (1 << 1)
755#define NHM_DMND_IFETCH (1 << 2)
756#define NHM_DMND_WB (1 << 3)
757#define NHM_PF_DATA_RD (1 << 4)
758#define NHM_PF_DATA_RFO (1 << 5)
759#define NHM_PF_IFETCH (1 << 6)
760#define NHM_OFFCORE_OTHER (1 << 7)
761#define NHM_UNCORE_HIT (1 << 8)
762#define NHM_OTHER_CORE_HIT_SNP (1 << 9)
763#define NHM_OTHER_CORE_HITM (1 << 10)
764 /* reserved */
765#define NHM_REMOTE_CACHE_FWD (1 << 12)
766#define NHM_REMOTE_DRAM (1 << 13)
767#define NHM_LOCAL_DRAM (1 << 14)
768#define NHM_NON_DRAM (1 << 15)
769
87e24f4b
PZ		 770#define NHM_LOCAL (NHM_LOCAL_DRAM|NHM_REMOTE_CACHE_FWD)
771#define NHM_REMOTE (NHM_REMOTE_DRAM)
63b6a675
PZ		 772
773#define NHM_DMND_READ (NHM_DMND_DATA_RD)
774#define NHM_DMND_WRITE (NHM_DMND_RFO|NHM_DMND_WB)
775#define NHM_DMND_PREFETCH (NHM_PF_DATA_RD|NHM_PF_DATA_RFO)
776
777#define NHM_L3_HIT (NHM_UNCORE_HIT|NHM_OTHER_CORE_HIT_SNP|NHM_OTHER_CORE_HITM)
87e24f4b 778#define NHM_L3_MISS (NHM_NON_DRAM|NHM_LOCAL_DRAM|NHM_REMOTE_DRAM|NHM_REMOTE_CACHE_FWD)
63b6a675 779#define NHM_L3_ACCESS (NHM_L3_HIT|NHM_L3_MISS)
e994d7d2
AK		 780
781static __initconst const u64 nehalem_hw_cache_extra_regs
782 [PERF_COUNT_HW_CACHE_MAX]
783 [PERF_COUNT_HW_CACHE_OP_MAX]
784 [PERF_COUNT_HW_CACHE_RESULT_MAX] =
785{
786 [ C(LL ) ] = {
787 [ C(OP_READ) ] = {
63b6a675
PZ		 788 [ C(RESULT_ACCESS) ] = NHM_DMND_READ|NHM_L3_ACCESS,
789 [ C(RESULT_MISS) ] = NHM_DMND_READ|NHM_L3_MISS,
e994d7d2
AK		 790 },
791 [ C(OP_WRITE) ] = {
63b6a675
PZ		 792 [ C(RESULT_ACCESS) ] = NHM_DMND_WRITE|NHM_L3_ACCESS,
793 [ C(RESULT_MISS) ] = NHM_DMND_WRITE|NHM_L3_MISS,
e994d7d2
AK		 794 },
795 [ C(OP_PREFETCH) ] = {
63b6a675
PZ		 796 [ C(RESULT_ACCESS) ] = NHM_DMND_PREFETCH|NHM_L3_ACCESS,
797 [ C(RESULT_MISS) ] = NHM_DMND_PREFETCH|NHM_L3_MISS,
e994d7d2 798 },
89d6c0b5
PZ		 799 },
800 [ C(NODE) ] = {
801 [ C(OP_READ) ] = {
87e24f4b
PZ		 802 [ C(RESULT_ACCESS) ] = NHM_DMND_READ|NHM_LOCAL|NHM_REMOTE,
803 [ C(RESULT_MISS) ] = NHM_DMND_READ|NHM_REMOTE,
89d6c0b5
PZ		 804 },
805 [ C(OP_WRITE) ] = {
87e24f4b
PZ		 806 [ C(RESULT_ACCESS) ] = NHM_DMND_WRITE|NHM_LOCAL|NHM_REMOTE,
807 [ C(RESULT_MISS) ] = NHM_DMND_WRITE|NHM_REMOTE,
89d6c0b5
PZ		 808 },
809 [ C(OP_PREFETCH) ] = {
87e24f4b
PZ		 810 [ C(RESULT_ACCESS) ] = NHM_DMND_PREFETCH|NHM_LOCAL|NHM_REMOTE,
811 [ C(RESULT_MISS) ] = NHM_DMND_PREFETCH|NHM_REMOTE,
89d6c0b5
PZ		 812 },
813 },
e994d7d2
AK		 814};
815
caaa8be3 816static __initconst const u64 nehalem_hw_cache_event_ids
f22f54f4
PZ		 817 [PERF_COUNT_HW_CACHE_MAX]
818 [PERF_COUNT_HW_CACHE_OP_MAX]
819 [PERF_COUNT_HW_CACHE_RESULT_MAX] =
820{
821 [ C(L1D) ] = {
822 [ C(OP_READ) ] = {
f4929bd3
PZ		 823 [ C(RESULT_ACCESS) ] = 0x010b, /* MEM_INST_RETIRED.LOADS */
824 [ C(RESULT_MISS) ] = 0x0151, /* L1D.REPL */
f22f54f4
PZ		 825 },
826 [ C(OP_WRITE) ] = {
f4929bd3
PZ		 827 [ C(RESULT_ACCESS) ] = 0x020b, /* MEM_INST_RETURED.STORES */
828 [ C(RESULT_MISS) ] = 0x0251, /* L1D.M_REPL */
f22f54f4
PZ		 829 },
830 [ C(OP_PREFETCH) ] = {
831 [ C(RESULT_ACCESS) ] = 0x014e, /* L1D_PREFETCH.REQUESTS */
832 [ C(RESULT_MISS) ] = 0x024e, /* L1D_PREFETCH.MISS */
833 },
834 },
835 [ C(L1I ) ] = {
836 [ C(OP_READ) ] = {
837 [ C(RESULT_ACCESS) ] = 0x0380, /* L1I.READS */
838 [ C(RESULT_MISS) ] = 0x0280, /* L1I.MISSES */
839 },
840 [ C(OP_WRITE) ] = {
841 [ C(RESULT_ACCESS) ] = -1,
842 [ C(RESULT_MISS) ] = -1,
843 },
844 [ C(OP_PREFETCH) ] = {
845 [ C(RESULT_ACCESS) ] = 0x0,
846 [ C(RESULT_MISS) ] = 0x0,
847 },
848 },
849 [ C(LL ) ] = {
850 [ C(OP_READ) ] = {
e994d7d2
AK		 851 /* OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE */
852 [ C(RESULT_ACCESS) ] = 0x01b7,
853 /* OFFCORE_RESPONSE.ANY_DATA.ANY_LLC_MISS */
854 [ C(RESULT_MISS) ] = 0x01b7,
f22f54f4 855 },
e994d7d2
AK		 856 /*
857 * Use RFO, not WRITEBACK, because a write miss would typically occur
858 * on RFO.
859 */
f22f54f4 860 [ C(OP_WRITE) ] = {
e994d7d2
AK		 861 /* OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE */
862 [ C(RESULT_ACCESS) ] = 0x01b7,
863 /* OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS */
864 [ C(RESULT_MISS) ] = 0x01b7,
f22f54f4
PZ		 865 },
866 [ C(OP_PREFETCH) ] = {
e994d7d2
AK		 867 /* OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE */
868 [ C(RESULT_ACCESS) ] = 0x01b7,
869 /* OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS */
870 [ C(RESULT_MISS) ] = 0x01b7,
f22f54f4
PZ		 871 },
872 },
873 [ C(DTLB) ] = {
874 [ C(OP_READ) ] = {
875 [ C(RESULT_ACCESS) ] = 0x0f40, /* L1D_CACHE_LD.MESI (alias) */
876 [ C(RESULT_MISS) ] = 0x0108, /* DTLB_LOAD_MISSES.ANY */
877 },
878 [ C(OP_WRITE) ] = {
879 [ C(RESULT_ACCESS) ] = 0x0f41, /* L1D_CACHE_ST.MESI (alias) */
880 [ C(RESULT_MISS) ] = 0x010c, /* MEM_STORE_RETIRED.DTLB_MISS */
881 },
882 [ C(OP_PREFETCH) ] = {
883 [ C(RESULT_ACCESS) ] = 0x0,
884 [ C(RESULT_MISS) ] = 0x0,
885 },
886 },
887 [ C(ITLB) ] = {
888 [ C(OP_READ) ] = {
889 [ C(RESULT_ACCESS) ] = 0x01c0, /* INST_RETIRED.ANY_P */
890 [ C(RESULT_MISS) ] = 0x20c8, /* ITLB_MISS_RETIRED */
891 },
892 [ C(OP_WRITE) ] = {
893 [ C(RESULT_ACCESS) ] = -1,
894 [ C(RESULT_MISS) ] = -1,
895 },
896 [ C(OP_PREFETCH) ] = {
897 [ C(RESULT_ACCESS) ] = -1,
898 [ C(RESULT_MISS) ] = -1,
899 },
900 },
901 [ C(BPU ) ] = {
902 [ C(OP_READ) ] = {
903 [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ALL_BRANCHES */
904 [ C(RESULT_MISS) ] = 0x03e8, /* BPU_CLEARS.ANY */
905 },
906 [ C(OP_WRITE) ] = {
907 [ C(RESULT_ACCESS) ] = -1,
908 [ C(RESULT_MISS) ] = -1,
909 },
910 [ C(OP_PREFETCH) ] = {
911 [ C(RESULT_ACCESS) ] = -1,
912 [ C(RESULT_MISS) ] = -1,
913 },
914 },
89d6c0b5
PZ		 915 [ C(NODE) ] = {
916 [ C(OP_READ) ] = {
917 [ C(RESULT_ACCESS) ] = 0x01b7,
918 [ C(RESULT_MISS) ] = 0x01b7,
919 },
920 [ C(OP_WRITE) ] = {
921 [ C(RESULT_ACCESS) ] = 0x01b7,
922 [ C(RESULT_MISS) ] = 0x01b7,
923 },
924 [ C(OP_PREFETCH) ] = {
925 [ C(RESULT_ACCESS) ] = 0x01b7,
926 [ C(RESULT_MISS) ] = 0x01b7,
927 },
928 },
f22f54f4
PZ		 929};
930
caaa8be3 931static __initconst const u64 core2_hw_cache_event_ids
f22f54f4
PZ		 932 [PERF_COUNT_HW_CACHE_MAX]
933 [PERF_COUNT_HW_CACHE_OP_MAX]
934 [PERF_COUNT_HW_CACHE_RESULT_MAX] =
935{
936 [ C(L1D) ] = {
937 [ C(OP_READ) ] = {
938 [ C(RESULT_ACCESS) ] = 0x0f40, /* L1D_CACHE_LD.MESI */
939 [ C(RESULT_MISS) ] = 0x0140, /* L1D_CACHE_LD.I_STATE */
940 },
941 [ C(OP_WRITE) ] = {
942 [ C(RESULT_ACCESS) ] = 0x0f41, /* L1D_CACHE_ST.MESI */
943 [ C(RESULT_MISS) ] = 0x0141, /* L1D_CACHE_ST.I_STATE */
944 },
945 [ C(OP_PREFETCH) ] = {
946 [ C(RESULT_ACCESS) ] = 0x104e, /* L1D_PREFETCH.REQUESTS */
947 [ C(RESULT_MISS) ] = 0,
948 },
949 },
950 [ C(L1I ) ] = {
951 [ C(OP_READ) ] = {
952 [ C(RESULT_ACCESS) ] = 0x0080, /* L1I.READS */
953 [ C(RESULT_MISS) ] = 0x0081, /* L1I.MISSES */
954 },
955 [ C(OP_WRITE) ] = {
956 [ C(RESULT_ACCESS) ] = -1,
957 [ C(RESULT_MISS) ] = -1,
958 },
959 [ C(OP_PREFETCH) ] = {
960 [ C(RESULT_ACCESS) ] = 0,
961 [ C(RESULT_MISS) ] = 0,
962 },
963 },
964 [ C(LL ) ] = {
965 [ C(OP_READ) ] = {
966 [ C(RESULT_ACCESS) ] = 0x4f29, /* L2_LD.MESI */
967 [ C(RESULT_MISS) ] = 0x4129, /* L2_LD.ISTATE */
968 },
969 [ C(OP_WRITE) ] = {
970 [ C(RESULT_ACCESS) ] = 0x4f2A, /* L2_ST.MESI */
971 [ C(RESULT_MISS) ] = 0x412A, /* L2_ST.ISTATE */
972 },
973 [ C(OP_PREFETCH) ] = {
974 [ C(RESULT_ACCESS) ] = 0,
975 [ C(RESULT_MISS) ] = 0,
976 },
977 },
978 [ C(DTLB) ] = {
979 [ C(OP_READ) ] = {
980 [ C(RESULT_ACCESS) ] = 0x0f40, /* L1D_CACHE_LD.MESI (alias) */
981 [ C(RESULT_MISS) ] = 0x0208, /* DTLB_MISSES.MISS_LD */
982 },
983 [ C(OP_WRITE) ] = {
984 [ C(RESULT_ACCESS) ] = 0x0f41, /* L1D_CACHE_ST.MESI (alias) */
985 [ C(RESULT_MISS) ] = 0x0808, /* DTLB_MISSES.MISS_ST */
986 },
987 [ C(OP_PREFETCH) ] = {
988 [ C(RESULT_ACCESS) ] = 0,
989 [ C(RESULT_MISS) ] = 0,
990 },
991 },
992 [ C(ITLB) ] = {
993 [ C(OP_READ) ] = {
994 [ C(RESULT_ACCESS) ] = 0x00c0, /* INST_RETIRED.ANY_P */
995 [ C(RESULT_MISS) ] = 0x1282, /* ITLBMISSES */
996 },
997 [ C(OP_WRITE) ] = {
998 [ C(RESULT_ACCESS) ] = -1,
999 [ C(RESULT_MISS) ] = -1,
1000 },
1001 [ C(OP_PREFETCH) ] = {
1002 [ C(RESULT_ACCESS) ] = -1,
1003 [ C(RESULT_MISS) ] = -1,
1004 },
1005 },
1006 [ C(BPU ) ] = {
1007 [ C(OP_READ) ] = {
1008 [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ANY */
1009 [ C(RESULT_MISS) ] = 0x00c5, /* BP_INST_RETIRED.MISPRED */
1010 },
1011 [ C(OP_WRITE) ] = {
1012 [ C(RESULT_ACCESS) ] = -1,
1013 [ C(RESULT_MISS) ] = -1,
1014 },
1015 [ C(OP_PREFETCH) ] = {
1016 [ C(RESULT_ACCESS) ] = -1,
1017 [ C(RESULT_MISS) ] = -1,
1018 },
1019 },
1020};
1021
caaa8be3 1022static __initconst const u64 atom_hw_cache_event_ids
f22f54f4
PZ		 1023 [PERF_COUNT_HW_CACHE_MAX]
1024 [PERF_COUNT_HW_CACHE_OP_MAX]
1025 [PERF_COUNT_HW_CACHE_RESULT_MAX] =
1026{
1027 [ C(L1D) ] = {
1028 [ C(OP_READ) ] = {
1029 [ C(RESULT_ACCESS) ] = 0x2140, /* L1D_CACHE.LD */
1030 [ C(RESULT_MISS) ] = 0,
1031 },
1032 [ C(OP_WRITE) ] = {
1033 [ C(RESULT_ACCESS) ] = 0x2240, /* L1D_CACHE.ST */
1034 [ C(RESULT_MISS) ] = 0,
1035 },
1036 [ C(OP_PREFETCH) ] = {
1037 [ C(RESULT_ACCESS) ] = 0x0,
1038 [ C(RESULT_MISS) ] = 0,
1039 },
1040 },
1041 [ C(L1I ) ] = {
1042 [ C(OP_READ) ] = {
1043 [ C(RESULT_ACCESS) ] = 0x0380, /* L1I.READS */
1044 [ C(RESULT_MISS) ] = 0x0280, /* L1I.MISSES */
1045 },
1046 [ C(OP_WRITE) ] = {
1047 [ C(RESULT_ACCESS) ] = -1,
1048 [ C(RESULT_MISS) ] = -1,
1049 },
1050 [ C(OP_PREFETCH) ] = {
1051 [ C(RESULT_ACCESS) ] = 0,
1052 [ C(RESULT_MISS) ] = 0,
1053 },
1054 },
1055 [ C(LL ) ] = {
1056 [ C(OP_READ) ] = {
1057 [ C(RESULT_ACCESS) ] = 0x4f29, /* L2_LD.MESI */
1058 [ C(RESULT_MISS) ] = 0x4129, /* L2_LD.ISTATE */
1059 },
1060 [ C(OP_WRITE) ] = {
1061 [ C(RESULT_ACCESS) ] = 0x4f2A, /* L2_ST.MESI */
1062 [ C(RESULT_MISS) ] = 0x412A, /* L2_ST.ISTATE */
1063 },
1064 [ C(OP_PREFETCH) ] = {
1065 [ C(RESULT_ACCESS) ] = 0,
1066 [ C(RESULT_MISS) ] = 0,
1067 },
1068 },
1069 [ C(DTLB) ] = {
1070 [ C(OP_READ) ] = {
1071 [ C(RESULT_ACCESS) ] = 0x2140, /* L1D_CACHE_LD.MESI (alias) */
1072 [ C(RESULT_MISS) ] = 0x0508, /* DTLB_MISSES.MISS_LD */
1073 },
1074 [ C(OP_WRITE) ] = {
1075 [ C(RESULT_ACCESS) ] = 0x2240, /* L1D_CACHE_ST.MESI (alias) */
1076 [ C(RESULT_MISS) ] = 0x0608, /* DTLB_MISSES.MISS_ST */
1077 },
1078 [ C(OP_PREFETCH) ] = {
1079 [ C(RESULT_ACCESS) ] = 0,
1080 [ C(RESULT_MISS) ] = 0,
1081 },
1082 },
1083 [ C(ITLB) ] = {
1084 [ C(OP_READ) ] = {
1085 [ C(RESULT_ACCESS) ] = 0x00c0, /* INST_RETIRED.ANY_P */
1086 [ C(RESULT_MISS) ] = 0x0282, /* ITLB.MISSES */
1087 },
1088 [ C(OP_WRITE) ] = {
1089 [ C(RESULT_ACCESS) ] = -1,
1090 [ C(RESULT_MISS) ] = -1,
1091 },
1092 [ C(OP_PREFETCH) ] = {
1093 [ C(RESULT_ACCESS) ] = -1,
1094 [ C(RESULT_MISS) ] = -1,
1095 },
1096 },
1097 [ C(BPU ) ] = {
1098 [ C(OP_READ) ] = {
1099 [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ANY */
1100 [ C(RESULT_MISS) ] = 0x00c5, /* BP_INST_RETIRED.MISPRED */
1101 },
1102 [ C(OP_WRITE) ] = {
1103 [ C(RESULT_ACCESS) ] = -1,
1104 [ C(RESULT_MISS) ] = -1,
1105 },
1106 [ C(OP_PREFETCH) ] = {
1107 [ C(RESULT_ACCESS) ] = -1,
1108 [ C(RESULT_MISS) ] = -1,
1109 },
1110 },
1111};
1112
1fa64180
YZ		 1113static struct extra_reg intel_slm_extra_regs[] __read_mostly =
1114{
1115 /* must define OFFCORE_RSP_X first, see intel_fixup_er() */
06c939c1
PZ		 1116 INTEL_UEVENT_EXTRA_REG(0x01b7, MSR_OFFCORE_RSP_0, 0x768005ffffull, RSP_0),
1117 INTEL_UEVENT_EXTRA_REG(0x02b7, MSR_OFFCORE_RSP_1, 0x768005ffffull, RSP_1),
1fa64180
YZ		 1118 EVENT_EXTRA_END
1119};
1120
1121#define SLM_DMND_READ SNB_DMND_DATA_RD
1122#define SLM_DMND_WRITE SNB_DMND_RFO
1123#define SLM_DMND_PREFETCH (SNB_PF_DATA_RD|SNB_PF_RFO)
1124
1125#define SLM_SNP_ANY (SNB_SNP_NONE|SNB_SNP_MISS|SNB_NO_FWD|SNB_HITM)
1126#define SLM_LLC_ACCESS SNB_RESP_ANY
1127#define SLM_LLC_MISS (SLM_SNP_ANY|SNB_NON_DRAM)
1128
1129static __initconst const u64 slm_hw_cache_extra_regs
1130 [PERF_COUNT_HW_CACHE_MAX]
1131 [PERF_COUNT_HW_CACHE_OP_MAX]
1132 [PERF_COUNT_HW_CACHE_RESULT_MAX] =
1133{
1134 [ C(LL ) ] = {
1135 [ C(OP_READ) ] = {
1136 [ C(RESULT_ACCESS) ] = SLM_DMND_READ|SLM_LLC_ACCESS,
6d374056 1137 [ C(RESULT_MISS) ] = 0,
1fa64180
YZ		 1138 },
1139 [ C(OP_WRITE) ] = {
1140 [ C(RESULT_ACCESS) ] = SLM_DMND_WRITE|SLM_LLC_ACCESS,
1141 [ C(RESULT_MISS) ] = SLM_DMND_WRITE|SLM_LLC_MISS,
1142 },
1143 [ C(OP_PREFETCH) ] = {
1144 [ C(RESULT_ACCESS) ] = SLM_DMND_PREFETCH|SLM_LLC_ACCESS,
1145 [ C(RESULT_MISS) ] = SLM_DMND_PREFETCH|SLM_LLC_MISS,
1146 },
1147 },
1148};
1149
1150static __initconst const u64 slm_hw_cache_event_ids
1151 [PERF_COUNT_HW_CACHE_MAX]
1152 [PERF_COUNT_HW_CACHE_OP_MAX]
1153 [PERF_COUNT_HW_CACHE_RESULT_MAX] =
1154{
1155 [ C(L1D) ] = {
1156 [ C(OP_READ) ] = {
1157 [ C(RESULT_ACCESS) ] = 0,
1158 [ C(RESULT_MISS) ] = 0x0104, /* LD_DCU_MISS */
1159 },
1160 [ C(OP_WRITE) ] = {
1161 [ C(RESULT_ACCESS) ] = 0,
1162 [ C(RESULT_MISS) ] = 0,
1163 },
1164 [ C(OP_PREFETCH) ] = {
1165 [ C(RESULT_ACCESS) ] = 0,
1166 [ C(RESULT_MISS) ] = 0,
1167 },
1168 },
1169 [ C(L1I ) ] = {
1170 [ C(OP_READ) ] = {
1171 [ C(RESULT_ACCESS) ] = 0x0380, /* ICACHE.ACCESSES */
1172 [ C(RESULT_MISS) ] = 0x0280, /* ICACGE.MISSES */
1173 },
1174 [ C(OP_WRITE) ] = {
1175 [ C(RESULT_ACCESS) ] = -1,
1176 [ C(RESULT_MISS) ] = -1,
1177 },
1178 [ C(OP_PREFETCH) ] = {
1179 [ C(RESULT_ACCESS) ] = 0,
1180 [ C(RESULT_MISS) ] = 0,
1181 },
1182 },
1183 [ C(LL ) ] = {
1184 [ C(OP_READ) ] = {
1185 /* OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE */
1186 [ C(RESULT_ACCESS) ] = 0x01b7,
6d374056 1187 [ C(RESULT_MISS) ] = 0,
1fa64180
YZ		 1188 },
1189 [ C(OP_WRITE) ] = {
1190 /* OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE */
1191 [ C(RESULT_ACCESS) ] = 0x01b7,
1192 /* OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS */
1193 [ C(RESULT_MISS) ] = 0x01b7,
1194 },
1195 [ C(OP_PREFETCH) ] = {
1196 /* OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE */
1197 [ C(RESULT_ACCESS) ] = 0x01b7,
1198 /* OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS */
1199 [ C(RESULT_MISS) ] = 0x01b7,
1200 },
1201 },
1202 [ C(DTLB) ] = {
1203 [ C(OP_READ) ] = {
1204 [ C(RESULT_ACCESS) ] = 0,
1205 [ C(RESULT_MISS) ] = 0x0804, /* LD_DTLB_MISS */
1206 },
1207 [ C(OP_WRITE) ] = {
1208 [ C(RESULT_ACCESS) ] = 0,
1209 [ C(RESULT_MISS) ] = 0,
1210 },
1211 [ C(OP_PREFETCH) ] = {
1212 [ C(RESULT_ACCESS) ] = 0,
1213 [ C(RESULT_MISS) ] = 0,
1214 },
1215 },
1216 [ C(ITLB) ] = {
1217 [ C(OP_READ) ] = {
1218 [ C(RESULT_ACCESS) ] = 0x00c0, /* INST_RETIRED.ANY_P */
6d374056 1219 [ C(RESULT_MISS) ] = 0x40205, /* PAGE_WALKS.I_SIDE_WALKS */
1fa64180
YZ		 1220 },
1221 [ C(OP_WRITE) ] = {
1222 [ C(RESULT_ACCESS) ] = -1,
1223 [ C(RESULT_MISS) ] = -1,
1224 },
1225 [ C(OP_PREFETCH) ] = {
1226 [ C(RESULT_ACCESS) ] = -1,
1227 [ C(RESULT_MISS) ] = -1,
1228 },
1229 },
1230 [ C(BPU ) ] = {
1231 [ C(OP_READ) ] = {
1232 [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ANY */
1233 [ C(RESULT_MISS) ] = 0x00c5, /* BP_INST_RETIRED.MISPRED */
1234 },
1235 [ C(OP_WRITE) ] = {
1236 [ C(RESULT_ACCESS) ] = -1,
1237 [ C(RESULT_MISS) ] = -1,
1238 },
1239 [ C(OP_PREFETCH) ] = {
1240 [ C(RESULT_ACCESS) ] = -1,
1241 [ C(RESULT_MISS) ] = -1,
1242 },
1243 },
1244};
1245
1a78d937
AK		 1246/*
1247 * Use from PMIs where the LBRs are already disabled.
1248 */
1249static void __intel_pmu_disable_all(void)
f22f54f4 1250{
89cbc767 1251 struct cpu_hw_events *cpuc = this_cpu_ptr(&cpu_hw_events);
f22f54f4
PZ		 1252
1253 wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL, 0);
1254
15c7ad51 1255 if (test_bit(INTEL_PMC_IDX_FIXED_BTS, cpuc->active_mask))
f22f54f4 1256 intel_pmu_disable_bts();
8062382c
AS		 1257 else
1258 intel_bts_disable_local();
ca037701
PZ		 1259
1260 intel_pmu_pebs_disable_all();
1a78d937
AK		 1261}
1262
1263static void intel_pmu_disable_all(void)
1264{
1265 __intel_pmu_disable_all();
caff2bef 1266 intel_pmu_lbr_disable_all();
f22f54f4
PZ		 1267}
1268
1a78d937 1269static void __intel_pmu_enable_all(int added, bool pmi)
f22f54f4 1270{
89cbc767 1271 struct cpu_hw_events *cpuc = this_cpu_ptr(&cpu_hw_events);
f22f54f4 1272
d329527e 1273 intel_pmu_pebs_enable_all();
1a78d937 1274 intel_pmu_lbr_enable_all(pmi);
144d31e6
GN		 1275 wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL,
1276 x86_pmu.intel_ctrl & ~cpuc->intel_ctrl_guest_mask);
f22f54f4 1277
15c7ad51 1278 if (test_bit(INTEL_PMC_IDX_FIXED_BTS, cpuc->active_mask)) {
f22f54f4 1279 struct perf_event *event =
15c7ad51 1280 cpuc->events[INTEL_PMC_IDX_FIXED_BTS];
f22f54f4
PZ		 1281
1282 if (WARN_ON_ONCE(!event))
1283 return;
1284
1285 intel_pmu_enable_bts(event->hw.config);
8062382c
AS		 1286 } else
1287 intel_bts_enable_local();
f22f54f4
PZ		 1288}
1289
1a78d937
AK		 1290static void intel_pmu_enable_all(int added)
1291{
1292 __intel_pmu_enable_all(added, false);
1293}
1294
11164cd4
PZ		 1295/*
1296 * Workaround for:
1297 * Intel Errata AAK100 (model 26)
1298 * Intel Errata AAP53 (model 30)
40b91cd1 1299 * Intel Errata BD53 (model 44)
11164cd4 1300 *
351af072
ZY		 1301 * The official story:
1302 * These chips need to be 'reset' when adding counters by programming the
1303 * magic three (non-counting) events 0x4300B5, 0x4300D2, and 0x4300B1 either
1304 * in sequence on the same PMC or on different PMCs.
1305 *
1306 * In practise it appears some of these events do in fact count, and
1307 * we need to programm all 4 events.
11164cd4 1308 */
351af072 1309static void intel_pmu_nhm_workaround(void)
11164cd4 1310{
89cbc767 1311 struct cpu_hw_events *cpuc = this_cpu_ptr(&cpu_hw_events);
351af072
ZY		 1312 static const unsigned long nhm_magic[4] = {
1313 0x4300B5,
1314 0x4300D2,
1315 0x4300B1,
1316 0x4300B1
1317 };
1318 struct perf_event *event;
1319 int i;
11164cd4 1320
351af072
ZY		 1321 /*
1322 * The Errata requires below steps:
1323 * 1) Clear MSR_IA32_PEBS_ENABLE and MSR_CORE_PERF_GLOBAL_CTRL;
1324 * 2) Configure 4 PERFEVTSELx with the magic events and clear
1325 * the corresponding PMCx;
1326 * 3) set bit0~bit3 of MSR_CORE_PERF_GLOBAL_CTRL;
1327 * 4) Clear MSR_CORE_PERF_GLOBAL_CTRL;
1328 * 5) Clear 4 pairs of ERFEVTSELx and PMCx;
1329 */
11164cd4 1330
351af072
ZY		 1331 /*
1332 * The real steps we choose are a little different from above.
1333 * A) To reduce MSR operations, we don't run step 1) as they
1334 * are already cleared before this function is called;
1335 * B) Call x86_perf_event_update to save PMCx before configuring
1336 * PERFEVTSELx with magic number;
1337 * C) With step 5), we do clear only when the PERFEVTSELx is
1338 * not used currently.
1339 * D) Call x86_perf_event_set_period to restore PMCx;
1340 */
11164cd4 1341
351af072
ZY		 1342 /* We always operate 4 pairs of PERF Counters */
1343 for (i = 0; i < 4; i++) {
1344 event = cpuc->events[i];
1345 if (event)
1346 x86_perf_event_update(event);
1347 }
11164cd4 1348
351af072
ZY		 1349 for (i = 0; i < 4; i++) {
1350 wrmsrl(MSR_ARCH_PERFMON_EVENTSEL0 + i, nhm_magic[i]);
1351 wrmsrl(MSR_ARCH_PERFMON_PERFCTR0 + i, 0x0);
1352 }
1353
1354 wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL, 0xf);
1355 wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL, 0x0);
11164cd4 1356
351af072
ZY		 1357 for (i = 0; i < 4; i++) {
1358 event = cpuc->events[i];
1359
1360 if (event) {
1361 x86_perf_event_set_period(event);
31fa58af 1362 __x86_pmu_enable_event(&event->hw,
351af072
ZY		 1363 ARCH_PERFMON_EVENTSEL_ENABLE);
1364 } else
1365 wrmsrl(MSR_ARCH_PERFMON_EVENTSEL0 + i, 0x0);
11164cd4 1366 }
351af072
ZY		 1367}
1368
1369static void intel_pmu_nhm_enable_all(int added)
1370{
1371 if (added)
1372 intel_pmu_nhm_workaround();
11164cd4
PZ		 1373 intel_pmu_enable_all(added);
1374}
1375
f22f54f4
PZ		 1376static inline u64 intel_pmu_get_status(void)
1377{
1378 u64 status;
1379
1380 rdmsrl(MSR_CORE_PERF_GLOBAL_STATUS, status);
1381
1382 return status;
1383}
1384
1385static inline void intel_pmu_ack_status(u64 ack)
1386{
1387 wrmsrl(MSR_CORE_PERF_GLOBAL_OVF_CTRL, ack);
1388}
1389
ca037701 1390static void intel_pmu_disable_fixed(struct hw_perf_event *hwc)
f22f54f4 1391{
15c7ad51 1392 int idx = hwc->idx - INTEL_PMC_IDX_FIXED;
f22f54f4
PZ		 1393 u64 ctrl_val, mask;
1394
1395 mask = 0xfULL << (idx * 4);
1396
1397 rdmsrl(hwc->config_base, ctrl_val);
1398 ctrl_val &= ~mask;
7645a24c 1399 wrmsrl(hwc->config_base, ctrl_val);
f22f54f4
PZ		 1400}
1401
2b9e344d
PZ		 1402static inline bool event_is_checkpointed(struct perf_event *event)
1403{
1404 return (event->hw.config & HSW_IN_TX_CHECKPOINTED) != 0;
1405}
1406
ca037701 1407static void intel_pmu_disable_event(struct perf_event *event)
f22f54f4 1408{
aff3d91a 1409 struct hw_perf_event *hwc = &event->hw;
89cbc767 1410 struct cpu_hw_events *cpuc = this_cpu_ptr(&cpu_hw_events);
aff3d91a 1411
15c7ad51 1412 if (unlikely(hwc->idx == INTEL_PMC_IDX_FIXED_BTS)) {
f22f54f4
PZ		 1413 intel_pmu_disable_bts();
1414 intel_pmu_drain_bts_buffer();
1415 return;
1416 }
1417
144d31e6
GN		 1418 cpuc->intel_ctrl_guest_mask &= ~(1ull << hwc->idx);
1419 cpuc->intel_ctrl_host_mask &= ~(1ull << hwc->idx);
2b9e344d 1420 cpuc->intel_cp_status &= ~(1ull << hwc->idx);
144d31e6 1421
60ce0fbd
SE		 1422 /*
1423 * must disable before any actual event
1424 * because any event may be combined with LBR
1425 */
a46a2300 1426 if (needs_branch_stack(event))
60ce0fbd
SE		 1427 intel_pmu_lbr_disable(event);
1428
f22f54f4 1429 if (unlikely(hwc->config_base == MSR_ARCH_PERFMON_FIXED_CTR_CTRL)) {
aff3d91a 1430 intel_pmu_disable_fixed(hwc);
f22f54f4
PZ		 1431 return;
1432 }
1433
aff3d91a 1434 x86_pmu_disable_event(event);
ca037701 1435
ab608344 1436 if (unlikely(event->attr.precise_ip))
ef21f683 1437 intel_pmu_pebs_disable(event);
f22f54f4
PZ		 1438}
1439
ca037701 1440static void intel_pmu_enable_fixed(struct hw_perf_event *hwc)
f22f54f4 1441{
15c7ad51 1442 int idx = hwc->idx - INTEL_PMC_IDX_FIXED;
f22f54f4 1443 u64 ctrl_val, bits, mask;
f22f54f4
PZ		 1444
1445 /*
1446 * Enable IRQ generation (0x8),
1447 * and enable ring-3 counting (0x2) and ring-0 counting (0x1)
1448 * if requested:
1449 */
1450 bits = 0x8ULL;
1451 if (hwc->config & ARCH_PERFMON_EVENTSEL_USR)
1452 bits |= 0x2;
1453 if (hwc->config & ARCH_PERFMON_EVENTSEL_OS)
1454 bits |= 0x1;
1455
1456 /*
1457 * ANY bit is supported in v3 and up
1458 */
1459 if (x86_pmu.version > 2 && hwc->config & ARCH_PERFMON_EVENTSEL_ANY)
1460 bits |= 0x4;
1461
1462 bits <<= (idx * 4);
1463 mask = 0xfULL << (idx * 4);
1464
1465 rdmsrl(hwc->config_base, ctrl_val);
1466 ctrl_val &= ~mask;
1467 ctrl_val |= bits;
7645a24c 1468 wrmsrl(hwc->config_base, ctrl_val);
f22f54f4
PZ		 1469}
1470
aff3d91a 1471static void intel_pmu_enable_event(struct perf_event *event)
f22f54f4 1472{
aff3d91a 1473 struct hw_perf_event *hwc = &event->hw;
89cbc767 1474 struct cpu_hw_events *cpuc = this_cpu_ptr(&cpu_hw_events);
aff3d91a 1475
15c7ad51 1476 if (unlikely(hwc->idx == INTEL_PMC_IDX_FIXED_BTS)) {
0a3aee0d 1477 if (!__this_cpu_read(cpu_hw_events.enabled))
f22f54f4
PZ		 1478 return;
1479
1480 intel_pmu_enable_bts(hwc->config);
1481 return;
1482 }
60ce0fbd
SE		 1483 /*
1484 * must enabled before any actual event
1485 * because any event may be combined with LBR
1486 */
a46a2300 1487 if (needs_branch_stack(event))
60ce0fbd 1488 intel_pmu_lbr_enable(event);
f22f54f4 1489
144d31e6
GN		 1490 if (event->attr.exclude_host)
1491 cpuc->intel_ctrl_guest_mask |= (1ull << hwc->idx);
1492 if (event->attr.exclude_guest)
1493 cpuc->intel_ctrl_host_mask |= (1ull << hwc->idx);
1494
2b9e344d
PZ		 1495 if (unlikely(event_is_checkpointed(event)))
1496 cpuc->intel_cp_status |= (1ull << hwc->idx);
1497
f22f54f4 1498 if (unlikely(hwc->config_base == MSR_ARCH_PERFMON_FIXED_CTR_CTRL)) {
aff3d91a 1499 intel_pmu_enable_fixed(hwc);
f22f54f4
PZ		 1500 return;
1501 }
1502
ab608344 1503 if (unlikely(event->attr.precise_ip))
ef21f683 1504 intel_pmu_pebs_enable(event);
ca037701 1505
31fa58af 1506 __x86_pmu_enable_event(hwc, ARCH_PERFMON_EVENTSEL_ENABLE);
f22f54f4
PZ		 1507}
1508
1509/*
1510 * Save and restart an expired event. Called by NMI contexts,
1511 * so it has to be careful about preempting normal event ops:
1512 */
de0428a7 1513int intel_pmu_save_and_restart(struct perf_event *event)
f22f54f4 1514{
cc2ad4ba 1515 x86_perf_event_update(event);
2dbf0116
AK		 1516 /*
1517 * For a checkpointed counter always reset back to 0. This
1518 * avoids a situation where the counter overflows, aborts the
1519 * transaction and is then set back to shortly before the
1520 * overflow, and overflows and aborts again.
1521 */
1522 if (unlikely(event_is_checkpointed(event))) {
1523 /* No race with NMIs because the counter should not be armed */
1524 wrmsrl(event->hw.event_base, 0);
1525 local64_set(&event->hw.prev_count, 0);
1526 }
cc2ad4ba 1527 return x86_perf_event_set_period(event);
f22f54f4
PZ		 1528}
1529
1530static void intel_pmu_reset(void)
1531{
0a3aee0d 1532 struct debug_store *ds = __this_cpu_read(cpu_hw_events.ds);
f22f54f4
PZ		 1533 unsigned long flags;
1534 int idx;
1535
948b1bb8 1536 if (!x86_pmu.num_counters)
f22f54f4
PZ		 1537 return;
1538
1539 local_irq_save(flags);
1540
c767a54b 1541 pr_info("clearing PMU state on CPU#%d\n", smp_processor_id());
f22f54f4 1542
948b1bb8 1543 for (idx = 0; idx < x86_pmu.num_counters; idx++) {
715c85b1
PA		 1544 wrmsrl_safe(x86_pmu_config_addr(idx), 0ull);
1545 wrmsrl_safe(x86_pmu_event_addr(idx), 0ull);
f22f54f4 1546 }
948b1bb8 1547 for (idx = 0; idx < x86_pmu.num_counters_fixed; idx++)
715c85b1 1548 wrmsrl_safe(MSR_ARCH_PERFMON_FIXED_CTR0 + idx, 0ull);
948b1bb8 1549
f22f54f4
PZ		 1550 if (ds)
1551 ds->bts_index = ds->bts_buffer_base;
1552
8882edf7
AK		 1553 /* Ack all overflows and disable fixed counters */
1554 if (x86_pmu.version >= 2) {
1555 intel_pmu_ack_status(intel_pmu_get_status());
1556 wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL, 0);
1557 }
1558
1559 /* Reset LBRs and LBR freezing */
1560 if (x86_pmu.lbr_nr) {
1561 update_debugctlmsr(get_debugctlmsr() &
1562 ~(DEBUGCTLMSR_FREEZE_LBRS_ON_PMI|DEBUGCTLMSR_LBR));
1563 }
1564
f22f54f4
PZ		 1565 local_irq_restore(flags);
1566}
1567
1568/*
1569 * This handler is triggered by the local APIC, so the APIC IRQ handling
1570 * rules apply:
1571 */
1572static int intel_pmu_handle_irq(struct pt_regs *regs)
1573{
1574 struct perf_sample_data data;
1575 struct cpu_hw_events *cpuc;
1576 int bit, loops;
2e556b5b 1577 u64 status;
b0b2072d 1578 int handled;
f22f54f4 1579
89cbc767 1580 cpuc = this_cpu_ptr(&cpu_hw_events);
f22f54f4 1581
2bce5dac 1582 /*
72db5596
AK		 1583 * No known reason to not always do late ACK,
1584 * but just in case do it opt-in.
2bce5dac 1585 */
72db5596
AK		 1586 if (!x86_pmu.late_ack)
1587 apic_write(APIC_LVTPC, APIC_DM_NMI);
1a78d937 1588 __intel_pmu_disable_all();
b0b2072d 1589 handled = intel_pmu_drain_bts_buffer();
8062382c 1590 handled += intel_bts_interrupt();
f22f54f4 1591 status = intel_pmu_get_status();
a3ef2229
MM		 1592 if (!status)
1593 goto done;
f22f54f4
PZ		 1594
1595 loops = 0;
1596again:
2e556b5b 1597 intel_pmu_ack_status(status);
f22f54f4 1598 if (++loops > 100) {
ae0def05
DH		 1599 static bool warned = false;
1600 if (!warned) {
1601 WARN(1, "perfevents: irq loop stuck!\n");
1602 perf_event_print_debug();
1603 warned = true;
1604 }
f22f54f4 1605 intel_pmu_reset();
3fb2b8dd 1606 goto done;
f22f54f4
PZ		 1607 }
1608
1609 inc_irq_stat(apic_perf_irqs);
ca037701 1610
caff2bef
PZ		 1611 intel_pmu_lbr_read();
1612
b292d7a1
HD		 1613 /*
1614 * CondChgd bit 63 doesn't mean any overflow status. Ignore
1615 * and clear the bit.
1616 */
1617 if (__test_and_clear_bit(63, (unsigned long *)&status)) {
1618 if (!status)
1619 goto done;
1620 }
1621
ca037701
PZ		 1622 /*
1623 * PEBS overflow sets bit 62 in the global status register
1624 */
de725dec
PZ		 1625 if (__test_and_clear_bit(62, (unsigned long *)&status)) {
1626 handled++;
ca037701 1627 x86_pmu.drain_pebs(regs);
de725dec 1628 }
ca037701 1629
52ca9ced
AS		 1630 /*
1631 * Intel PT
1632 */
1633 if (__test_and_clear_bit(55, (unsigned long *)&status)) {
1634 handled++;
1635 intel_pt_interrupt();
1636 }
1637
2dbf0116 1638 /*
2b9e344d
PZ		 1639 * Checkpointed counters can lead to 'spurious' PMIs because the
1640 * rollback caused by the PMI will have cleared the overflow status
1641 * bit. Therefore always force probe these counters.
2dbf0116 1642 */
2b9e344d 1643 status |= cpuc->intel_cp_status;
2dbf0116 1644
984b3f57 1645 for_each_set_bit(bit, (unsigned long *)&status, X86_PMC_IDX_MAX) {
f22f54f4
PZ		 1646 struct perf_event *event = cpuc->events[bit];
1647
de725dec
PZ		 1648 handled++;
1649
f22f54f4
PZ		 1650 if (!test_bit(bit, cpuc->active_mask))
1651 continue;
1652
1653 if (!intel_pmu_save_and_restart(event))
1654 continue;
1655
fd0d000b 1656 perf_sample_data_init(&data, 0, event->hw.last_period);
f22f54f4 1657
60ce0fbd
SE		 1658 if (has_branch_stack(event))
1659 data.br_stack = &cpuc->lbr_stack;
1660
a8b0ca17 1661 if (perf_event_overflow(event, &data, regs))
a4eaf7f1 1662 x86_pmu_stop(event, 0);
f22f54f4
PZ		 1663 }
1664
f22f54f4
PZ		 1665 /*
1666 * Repeat if there is more work to be done:
1667 */
1668 status = intel_pmu_get_status();
1669 if (status)
1670 goto again;
1671
3fb2b8dd 1672done:
1a78d937 1673 __intel_pmu_enable_all(0, true);
72db5596
AK		 1674 /*
1675 * Only unmask the NMI after the overflow counters
1676 * have been reset. This avoids spurious NMIs on
1677 * Haswell CPUs.
1678 */
1679 if (x86_pmu.late_ack)
1680 apic_write(APIC_LVTPC, APIC_DM_NMI);
de725dec 1681 return handled;
f22f54f4
PZ		 1682}
1683
f22f54f4 1684static struct event_constraint *
ca037701 1685intel_bts_constraints(struct perf_event *event)
f22f54f4 1686{
ca037701
PZ		 1687 struct hw_perf_event *hwc = &event->hw;
1688 unsigned int hw_event, bts_event;
f22f54f4 1689
18a073a3
PZ		 1690 if (event->attr.freq)
1691 return NULL;
1692
ca037701
PZ		 1693 hw_event = hwc->config & INTEL_ARCH_EVENT_MASK;
1694 bts_event = x86_pmu.event_map(PERF_COUNT_HW_BRANCH_INSTRUCTIONS);
f22f54f4 1695
ca037701 1696 if (unlikely(hw_event == bts_event && hwc->sample_period == 1))
f22f54f4 1697 return &bts_constraint;
ca037701 1698
f22f54f4
PZ		 1699 return NULL;
1700}
1701
5a425294 1702static int intel_alt_er(int idx)
b79e8941 1703{
9a5e3fb5 1704 if (!(x86_pmu.flags & PMU_FL_HAS_RSP_1))
5a425294 1705 return idx;
b79e8941 1706
5a425294
PZ		 1707 if (idx == EXTRA_REG_RSP_0)
1708 return EXTRA_REG_RSP_1;
1709
1710 if (idx == EXTRA_REG_RSP_1)
1711 return EXTRA_REG_RSP_0;
1712
1713 return idx;
1714}
1715
1716static void intel_fixup_er(struct perf_event *event, int idx)
1717{
1718 event->hw.extra_reg.idx = idx;
1719
1720 if (idx == EXTRA_REG_RSP_0) {
b79e8941 1721 event->hw.config &= ~INTEL_ARCH_EVENT_MASK;
53ad0447 1722 event->hw.config |= x86_pmu.extra_regs[EXTRA_REG_RSP_0].event;
b79e8941 1723 event->hw.extra_reg.reg = MSR_OFFCORE_RSP_0;
5a425294
PZ		 1724 } else if (idx == EXTRA_REG_RSP_1) {
1725 event->hw.config &= ~INTEL_ARCH_EVENT_MASK;
53ad0447 1726 event->hw.config |= x86_pmu.extra_regs[EXTRA_REG_RSP_1].event;
5a425294 1727 event->hw.extra_reg.reg = MSR_OFFCORE_RSP_1;
b79e8941 1728 }
b79e8941
PZ		 1729}
1730
efc9f05d
SE		 1731/*
1732 * manage allocation of shared extra msr for certain events
1733 *
1734 * sharing can be:
1735 * per-cpu: to be shared between the various events on a single PMU
1736 * per-core: per-cpu + shared by HT threads
1737 */
a7e3ed1e 1738static struct event_constraint *
efc9f05d 1739__intel_shared_reg_get_constraints(struct cpu_hw_events *cpuc,
b36817e8
SE		 1740 struct perf_event *event,
1741 struct hw_perf_event_extra *reg)
a7e3ed1e 1742{
efc9f05d 1743 struct event_constraint *c = &emptyconstraint;
a7e3ed1e 1744 struct er_account *era;
cd8a38d3 1745 unsigned long flags;
5a425294 1746 int idx = reg->idx;
a7e3ed1e 1747
5a425294
PZ		 1748 /*
1749 * reg->alloc can be set due to existing state, so for fake cpuc we
1750 * need to ignore this, otherwise we might fail to allocate proper fake
1751 * state for this extra reg constraint. Also see the comment below.
1752 */
1753 if (reg->alloc && !cpuc->is_fake)
b36817e8 1754 return NULL; /* call x86_get_event_constraint() */
a7e3ed1e 1755
b79e8941 1756again:
5a425294 1757 era = &cpuc->shared_regs->regs[idx];
cd8a38d3
SE		 1758 /*
1759 * we use spin_lock_irqsave() to avoid lockdep issues when
1760 * passing a fake cpuc
1761 */
1762 raw_spin_lock_irqsave(&era->lock, flags);
efc9f05d
SE		 1763
1764 if (!atomic_read(&era->ref) || era->config == reg->config) {
1765
5a425294
PZ		 1766 /*
1767 * If its a fake cpuc -- as per validate_{group,event}() we
1768 * shouldn't touch event state and we can avoid doing so
1769 * since both will only call get_event_constraints() once
1770 * on each event, this avoids the need for reg->alloc.
1771 *
1772 * Not doing the ER fixup will only result in era->reg being
1773 * wrong, but since we won't actually try and program hardware
1774 * this isn't a problem either.
1775 */
1776 if (!cpuc->is_fake) {
1777 if (idx != reg->idx)
1778 intel_fixup_er(event, idx);
1779
1780 /*
1781 * x86_schedule_events() can call get_event_constraints()
1782 * multiple times on events in the case of incremental
1783 * scheduling(). reg->alloc ensures we only do the ER
1784 * allocation once.
1785 */
1786 reg->alloc = 1;
1787 }
1788
efc9f05d
SE		 1789 /* lock in msr value */
1790 era->config = reg->config;
1791 era->reg = reg->reg;
1792
1793 /* one more user */
1794 atomic_inc(&era->ref);
1795
a7e3ed1e 1796 /*
b36817e8
SE		 1797 * need to call x86_get_event_constraint()
1798 * to check if associated event has constraints
a7e3ed1e 1799 */
b36817e8 1800 c = NULL;
5a425294
PZ		 1801 } else {
1802 idx = intel_alt_er(idx);
1803 if (idx != reg->idx) {
1804 raw_spin_unlock_irqrestore(&era->lock, flags);
1805 goto again;
1806 }
a7e3ed1e 1807 }
cd8a38d3 1808 raw_spin_unlock_irqrestore(&era->lock, flags);
a7e3ed1e 1809
efc9f05d
SE		 1810 return c;
1811}
1812
1813static void
1814__intel_shared_reg_put_constraints(struct cpu_hw_events *cpuc,
1815 struct hw_perf_event_extra *reg)
1816{
1817 struct er_account *era;
1818
1819 /*
5a425294
PZ		 1820 * Only put constraint if extra reg was actually allocated. Also takes
1821 * care of event which do not use an extra shared reg.
1822 *
1823 * Also, if this is a fake cpuc we shouldn't touch any event state
1824 * (reg->alloc) and we don't care about leaving inconsistent cpuc state
1825 * either since it'll be thrown out.
efc9f05d 1826 */
5a425294 1827 if (!reg->alloc || cpuc->is_fake)
efc9f05d
SE		 1828 return;
1829
1830 era = &cpuc->shared_regs->regs[reg->idx];
1831
1832 /* one fewer user */
1833 atomic_dec(&era->ref);
1834
1835 /* allocate again next time */
1836 reg->alloc = 0;
1837}
1838
1839static struct event_constraint *
1840intel_shared_regs_constraints(struct cpu_hw_events *cpuc,
1841 struct perf_event *event)
1842{
b36817e8
SE		 1843 struct event_constraint *c = NULL, *d;
1844 struct hw_perf_event_extra *xreg, *breg;
1845
1846 xreg = &event->hw.extra_reg;
1847 if (xreg->idx != EXTRA_REG_NONE) {
1848 c = __intel_shared_reg_get_constraints(cpuc, event, xreg);
1849 if (c == &emptyconstraint)
1850 return c;
1851 }
1852 breg = &event->hw.branch_reg;
1853 if (breg->idx != EXTRA_REG_NONE) {
1854 d = __intel_shared_reg_get_constraints(cpuc, event, breg);
1855 if (d == &emptyconstraint) {
1856 __intel_shared_reg_put_constraints(cpuc, xreg);
1857 c = d;
1858 }
1859 }
efc9f05d 1860 return c;
a7e3ed1e
AK		 1861}
1862
de0428a7 1863struct event_constraint *
79cba822
SE		 1864x86_get_event_constraints(struct cpu_hw_events *cpuc, int idx,
1865 struct perf_event *event)
de0428a7
KW		 1866{
1867 struct event_constraint *c;
1868
1869 if (x86_pmu.event_constraints) {
1870 for_each_event_constraint(c, x86_pmu.event_constraints) {
9fac2cf3 1871 if ((event->hw.config & c->cmask) == c->code) {
9fac2cf3 1872 event->hw.flags |= c->flags;
de0428a7 1873 return c;
9fac2cf3 1874 }
de0428a7
KW		 1875 }
1876 }
1877
1878 return &unconstrained;
1879}
1880
f22f54f4 1881static struct event_constraint *
e979121b 1882__intel_get_event_constraints(struct cpu_hw_events *cpuc, int idx,
79cba822 1883 struct perf_event *event)
f22f54f4
PZ		 1884{
1885 struct event_constraint *c;
1886
ca037701
PZ		 1887 c = intel_bts_constraints(event);
1888 if (c)
1889 return c;
1890
687805e4 1891 c = intel_shared_regs_constraints(cpuc, event);
f22f54f4
PZ		 1892 if (c)
1893 return c;
1894
687805e4 1895 c = intel_pebs_constraints(event);
a7e3ed1e
AK		 1896 if (c)
1897 return c;
1898
79cba822 1899 return x86_get_event_constraints(cpuc, idx, event);
f22f54f4
PZ		 1900}
1901
e979121b
MD		 1902static void
1903intel_start_scheduling(struct cpu_hw_events *cpuc)
1904{
1905 struct intel_excl_cntrs *excl_cntrs = cpuc->excl_cntrs;
1c565833 1906 struct intel_excl_states *xl;
e979121b 1907 int tid = cpuc->excl_thread_id;
e979121b
MD		 1908
1909 /*
1910 * nothing needed if in group validation mode
1911 */
b37609c3 1912 if (cpuc->is_fake || !is_ht_workaround_enabled())
e979121b 1913 return;
b37609c3 1914
e979121b
MD		 1915 /*
1916 * no exclusion needed
1917 */
1918 if (!excl_cntrs)
1919 return;
1920
e979121b
MD		 1921 xl = &excl_cntrs->states[tid];
1922
1923 xl->sched_started = true;
e979121b
MD		 1924 /*
1925 * lock shared state until we are done scheduling
1926 * in stop_event_scheduling()
1927 * makes scheduling appear as a transaction
1928 */
e979121b
MD		 1929 raw_spin_lock(&excl_cntrs->lock);
1930
1931 /*
1c565833 1932 * Save a copy of our state to work on.
e979121b 1933 */
1c565833 1934 memcpy(xl->init_state, xl->state, sizeof(xl->init_state));
e979121b
MD		 1935}
1936
1937static void
1938intel_stop_scheduling(struct cpu_hw_events *cpuc)
1939{
1940 struct intel_excl_cntrs *excl_cntrs = cpuc->excl_cntrs;
1c565833 1941 struct intel_excl_states *xl;
e979121b 1942 int tid = cpuc->excl_thread_id;
e979121b
MD		 1943
1944 /*
1945 * nothing needed if in group validation mode
1946 */
b37609c3 1947 if (cpuc->is_fake || !is_ht_workaround_enabled())
e979121b
MD		 1948 return;
1949 /*
1950 * no exclusion needed
1951 */
1952 if (!excl_cntrs)
1953 return;
1954
e979121b
MD		 1955 xl = &excl_cntrs->states[tid];
1956
1957 /*
1c565833 1958 * Commit the working state.
e979121b 1959 */
1c565833 1960 memcpy(xl->state, xl->init_state, sizeof(xl->state));
e979121b
MD		 1961
1962 xl->sched_started = false;
1963 /*
1964 * release shared state lock (acquired in intel_start_scheduling())
1965 */
1966 raw_spin_unlock(&excl_cntrs->lock);
1967}
1968
1969static struct event_constraint *
1970intel_get_excl_constraints(struct cpu_hw_events *cpuc, struct perf_event *event,
1971 int idx, struct event_constraint *c)
1972{
1973 struct event_constraint *cx;
1974 struct intel_excl_cntrs *excl_cntrs = cpuc->excl_cntrs;
1c565833 1975 struct intel_excl_states *xlo;
e979121b 1976 int tid = cpuc->excl_thread_id;
1c565833 1977 int is_excl, i;
e979121b
MD		 1978
1979 /*
1980 * validating a group does not require
1981 * enforcing cross-thread exclusion
1982 */
b37609c3
SE		 1983 if (cpuc->is_fake || !is_ht_workaround_enabled())
1984 return c;
1985
1986 /*
1987 * no exclusion needed
1988 */
1989 if (!excl_cntrs)
e979121b 1990 return c;
e979121b
MD		 1991
1992 cx = c;
1993
1994 /*
1995 * because we modify the constraint, we need
1996 * to make a copy. Static constraints come
1997 * from static const tables.
1998 *
1999 * only needed when constraint has not yet
2000 * been cloned (marked dynamic)
2001 */
2002 if (!(c->flags & PERF_X86_EVENT_DYNAMIC)) {
2003
2004 /* sanity check */
2005 if (idx < 0)
2006 return &emptyconstraint;
2007
2008 /*
2009 * grab pre-allocated constraint entry
2010 */
2011 cx = &cpuc->constraint_list[idx];
2012
2013 /*
2014 * initialize dynamic constraint
2015 * with static constraint
2016 */
2017 memcpy(cx, c, sizeof(*cx));
2018
2019 /*
2020 * mark constraint as dynamic, so we
2021 * can free it later on
2022 */
2023 cx->flags |= PERF_X86_EVENT_DYNAMIC;
2024 }
2025
2026 /*
2027 * From here on, the constraint is dynamic.
2028 * Either it was just allocated above, or it
2029 * was allocated during a earlier invocation
2030 * of this function
2031 */
2032
1c565833
PZ		 2033 /*
2034 * state of sibling HT
2035 */
2036 xlo = &excl_cntrs->states[tid ^ 1];
2037
2038 /*
2039 * event requires exclusive counter access
2040 * across HT threads
2041 */
2042 is_excl = c->flags & PERF_X86_EVENT_EXCL;
2043 if (is_excl && !(event->hw.flags & PERF_X86_EVENT_EXCL_ACCT)) {
2044 event->hw.flags |= PERF_X86_EVENT_EXCL_ACCT;
2045 if (!cpuc->n_excl++)
2046 WRITE_ONCE(excl_cntrs->has_exclusive[tid], 1);
2047 }
2048
e979121b
MD		 2049 /*
2050 * Modify static constraint with current dynamic
2051 * state of thread
2052 *
2053 * EXCLUSIVE: sibling counter measuring exclusive event
2054 * SHARED : sibling counter measuring non-exclusive event
2055 * UNUSED : sibling counter unused
2056 */
2057 for_each_set_bit(i, cx->idxmsk, X86_PMC_IDX_MAX) {
2058 /*
2059 * exclusive event in sibling counter
2060 * our corresponding counter cannot be used
2061 * regardless of our event
2062 */
1c565833 2063 if (xlo->state[i] == INTEL_EXCL_EXCLUSIVE)
e979121b
MD		 2064 __clear_bit(i, cx->idxmsk);
2065 /*
2066 * if measuring an exclusive event, sibling
2067 * measuring non-exclusive, then counter cannot
2068 * be used
2069 */
1c565833 2070 if (is_excl && xlo->state[i] == INTEL_EXCL_SHARED)
e979121b
MD		 2071 __clear_bit(i, cx->idxmsk);
2072 }
2073
2074 /*
2075 * recompute actual bit weight for scheduling algorithm
2076 */
2077 cx->weight = hweight64(cx->idxmsk64);
2078
2079 /*
2080 * if we return an empty mask, then switch
2081 * back to static empty constraint to avoid
2082 * the cost of freeing later on
2083 */
2084 if (cx->weight == 0)
2085 cx = &emptyconstraint;
2086
2087 return cx;
2088}
2089
2090static struct event_constraint *
2091intel_get_event_constraints(struct cpu_hw_events *cpuc, int idx,
2092 struct perf_event *event)
2093{
b371b594 2094 struct event_constraint *c1 = cpuc->event_constraint[idx];
a90738c2 2095 struct event_constraint *c2;
e979121b
MD		 2096
2097 /*
2098 * first time only
2099 * - static constraint: no change across incremental scheduling calls
2100 * - dynamic constraint: handled by intel_get_excl_constraints()
2101 */
a90738c2
SE		 2102 c2 = __intel_get_event_constraints(cpuc, idx, event);
2103 if (c1 && (c1->flags & PERF_X86_EVENT_DYNAMIC)) {
2104 bitmap_copy(c1->idxmsk, c2->idxmsk, X86_PMC_IDX_MAX);
2105 c1->weight = c2->weight;
2106 c2 = c1;
2107 }
e979121b
MD		 2108
2109 if (cpuc->excl_cntrs)
a90738c2 2110 return intel_get_excl_constraints(cpuc, event, idx, c2);
e979121b 2111
a90738c2 2112 return c2;
e979121b
MD		 2113}
2114
2115static void intel_put_excl_constraints(struct cpu_hw_events *cpuc,
2116 struct perf_event *event)
2117{
2118 struct hw_perf_event *hwc = &event->hw;
2119 struct intel_excl_cntrs *excl_cntrs = cpuc->excl_cntrs;
e979121b 2120 int tid = cpuc->excl_thread_id;
1c565833
PZ		 2121 struct intel_excl_states *xl;
2122 unsigned long flags = 0; /* keep compiler happy */
e979121b
MD		 2123
2124 /*
2125 * nothing needed if in group validation mode
2126 */
2127 if (cpuc->is_fake)
2128 return;
2129
2130 WARN_ON_ONCE(!excl_cntrs);
2131
2132 if (!excl_cntrs)
2133 return;
2134
2135 xl = &excl_cntrs->states[tid];
cc1790cf
PZ		 2136 if (hwc->flags & PERF_X86_EVENT_EXCL_ACCT) {
2137 hwc->flags &= ~PERF_X86_EVENT_EXCL_ACCT;
2138 if (!--cpuc->n_excl)
2139 WRITE_ONCE(excl_cntrs->has_exclusive[tid], 0);
2140 }
e979121b
MD		 2141
2142 /*
2143 * put_constraint may be called from x86_schedule_events()
2144 * which already has the lock held so here make locking
2145 * conditional
2146 */
2147 if (!xl->sched_started)
2148 raw_spin_lock_irqsave(&excl_cntrs->lock, flags);
2149
2150 /*
2151 * if event was actually assigned, then mark the
2152 * counter state as unused now
2153 */
2154 if (hwc->idx >= 0)
1c565833 2155 xl->state[hwc->idx] = INTEL_EXCL_UNUSED;
e979121b
MD		 2156
2157 if (!xl->sched_started)
2158 raw_spin_unlock_irqrestore(&excl_cntrs->lock, flags);
2159}
2160
efc9f05d
SE		 2161static void
2162intel_put_shared_regs_event_constraints(struct cpu_hw_events *cpuc,
a7e3ed1e
AK		 2163 struct perf_event *event)
2164{
efc9f05d 2165 struct hw_perf_event_extra *reg;
a7e3ed1e 2166
efc9f05d
SE		 2167 reg = &event->hw.extra_reg;
2168 if (reg->idx != EXTRA_REG_NONE)
2169 __intel_shared_reg_put_constraints(cpuc, reg);
b36817e8
SE		 2170
2171 reg = &event->hw.branch_reg;
2172 if (reg->idx != EXTRA_REG_NONE)
2173 __intel_shared_reg_put_constraints(cpuc, reg);
efc9f05d 2174}
a7e3ed1e 2175
efc9f05d
SE		 2176static void intel_put_event_constraints(struct cpu_hw_events *cpuc,
2177 struct perf_event *event)
2178{
2179 intel_put_shared_regs_event_constraints(cpuc, event);
e979121b
MD		 2180
2181 /*
2182 * is PMU has exclusive counter restrictions, then
2183 * all events are subject to and must call the
2184 * put_excl_constraints() routine
2185 */
b371b594 2186 if (cpuc->excl_cntrs)
e979121b 2187 intel_put_excl_constraints(cpuc, event);
e979121b
MD		 2188}
2189
b371b594 2190static void intel_commit_scheduling(struct cpu_hw_events *cpuc, int idx, int cntr)
e979121b
MD		 2191{
2192 struct intel_excl_cntrs *excl_cntrs = cpuc->excl_cntrs;
b371b594 2193 struct event_constraint *c = cpuc->event_constraint[idx];
1c565833 2194 struct intel_excl_states *xl;
e979121b 2195 int tid = cpuc->excl_thread_id;
e979121b
MD		 2196
2197 if (cpuc->is_fake || !c)
2198 return;
2199
e979121b
MD		 2200 if (!(c->flags & PERF_X86_EVENT_DYNAMIC))
2201 return;
2202
2203 WARN_ON_ONCE(!excl_cntrs);
2204
2205 if (!excl_cntrs)
2206 return;
2207
2208 xl = &excl_cntrs->states[tid];
e979121b 2209
b32ed7f5 2210 lockdep_assert_held(&excl_cntrs->lock);
e979121b
MD		 2211
2212 if (cntr >= 0) {
1c565833
PZ		 2213 if (c->flags & PERF_X86_EVENT_EXCL)
2214 xl->init_state[cntr] = INTEL_EXCL_EXCLUSIVE;
e979121b 2215 else
1c565833 2216 xl->init_state[cntr] = INTEL_EXCL_SHARED;
e979121b 2217 }
a7e3ed1e
AK		 2218}
2219
0780c927 2220static void intel_pebs_aliases_core2(struct perf_event *event)
b4cdc5c2 2221{
0780c927 2222 if ((event->hw.config & X86_RAW_EVENT_MASK) == 0x003c) {
7639dae0
PZ		 2223 /*
2224 * Use an alternative encoding for CPU_CLK_UNHALTED.THREAD_P
2225 * (0x003c) so that we can use it with PEBS.
2226 *
2227 * The regular CPU_CLK_UNHALTED.THREAD_P event (0x003c) isn't
2228 * PEBS capable. However we can use INST_RETIRED.ANY_P
2229 * (0x00c0), which is a PEBS capable event, to get the same
2230 * count.
2231 *
2232 * INST_RETIRED.ANY_P counts the number of cycles that retires
2233 * CNTMASK instructions. By setting CNTMASK to a value (16)
2234 * larger than the maximum number of instructions that can be
2235 * retired per cycle (4) and then inverting the condition, we
2236 * count all cycles that retire 16 or less instructions, which
2237 * is every cycle.
2238 *
2239 * Thereby we gain a PEBS capable cycle counter.
2240 */
f9b4eeb8
PZ		 2241 u64 alt_config = X86_CONFIG(.event=0xc0, .inv=1, .cmask=16);
2242
0780c927
PZ		 2243 alt_config |= (event->hw.config & ~X86_RAW_EVENT_MASK);
2244 event->hw.config = alt_config;
2245 }
2246}
2247
2248static void intel_pebs_aliases_snb(struct perf_event *event)
2249{
2250 if ((event->hw.config & X86_RAW_EVENT_MASK) == 0x003c) {
2251 /*
2252 * Use an alternative encoding for CPU_CLK_UNHALTED.THREAD_P
2253 * (0x003c) so that we can use it with PEBS.
2254 *
2255 * The regular CPU_CLK_UNHALTED.THREAD_P event (0x003c) isn't
2256 * PEBS capable. However we can use UOPS_RETIRED.ALL
2257 * (0x01c2), which is a PEBS capable event, to get the same
2258 * count.
2259 *
2260 * UOPS_RETIRED.ALL counts the number of cycles that retires
2261 * CNTMASK micro-ops. By setting CNTMASK to a value (16)
2262 * larger than the maximum number of micro-ops that can be
2263 * retired per cycle (4) and then inverting the condition, we
2264 * count all cycles that retire 16 or less micro-ops, which
2265 * is every cycle.
2266 *
2267 * Thereby we gain a PEBS capable cycle counter.
2268 */
2269 u64 alt_config = X86_CONFIG(.event=0xc2, .umask=0x01, .inv=1, .cmask=16);
7639dae0
PZ		 2270
2271 alt_config |= (event->hw.config & ~X86_RAW_EVENT_MASK);
2272 event->hw.config = alt_config;
2273 }
0780c927
PZ		 2274}
2275
2276static int intel_pmu_hw_config(struct perf_event *event)
2277{
2278 int ret = x86_pmu_hw_config(event);
2279
2280 if (ret)
2281 return ret;
2282
2283 if (event->attr.precise_ip && x86_pmu.pebs_aliases)
2284 x86_pmu.pebs_aliases(event);
7639dae0 2285
a46a2300 2286 if (needs_branch_stack(event)) {
60ce0fbd
SE		 2287 ret = intel_pmu_setup_lbr_filter(event);
2288 if (ret)
2289 return ret;
48070342
AS		 2290
2291 /*
2292 * BTS is set up earlier in this path, so don't account twice
2293 */
2294 if (!intel_pmu_has_bts(event)) {
2295 /* disallow lbr if conflicting events are present */
2296 if (x86_add_exclusive(x86_lbr_exclusive_lbr))
2297 return -EBUSY;
2298
2299 event->destroy = hw_perf_lbr_event_destroy;
2300 }
60ce0fbd
SE		 2301 }
2302
b4cdc5c2
PZ		 2303 if (event->attr.type != PERF_TYPE_RAW)
2304 return 0;
2305
2306 if (!(event->attr.config & ARCH_PERFMON_EVENTSEL_ANY))
2307 return 0;
2308
2309 if (x86_pmu.version < 3)
2310 return -EINVAL;
2311
2312 if (perf_paranoid_cpu() && !capable(CAP_SYS_ADMIN))
2313 return -EACCES;
2314
2315 event->hw.config |= ARCH_PERFMON_EVENTSEL_ANY;
2316
2317 return 0;
2318}
2319
144d31e6
GN		 2320struct perf_guest_switch_msr *perf_guest_get_msrs(int *nr)
2321{
2322 if (x86_pmu.guest_get_msrs)
2323 return x86_pmu.guest_get_msrs(nr);
2324 *nr = 0;
2325 return NULL;
2326}
2327EXPORT_SYMBOL_GPL(perf_guest_get_msrs);
2328
2329static struct perf_guest_switch_msr *intel_guest_get_msrs(int *nr)
2330{
89cbc767 2331 struct cpu_hw_events *cpuc = this_cpu_ptr(&cpu_hw_events);
144d31e6
GN		 2332 struct perf_guest_switch_msr *arr = cpuc->guest_switch_msrs;
2333
2334 arr[0].msr = MSR_CORE_PERF_GLOBAL_CTRL;
2335 arr[0].host = x86_pmu.intel_ctrl & ~cpuc->intel_ctrl_guest_mask;
2336 arr[0].guest = x86_pmu.intel_ctrl & ~cpuc->intel_ctrl_host_mask;
26a4f3c0
GN		 2337 /*
2338 * If PMU counter has PEBS enabled it is not enough to disable counter
2339 * on a guest entry since PEBS memory write can overshoot guest entry
2340 * and corrupt guest memory. Disabling PEBS solves the problem.
2341 */
2342 arr[1].msr = MSR_IA32_PEBS_ENABLE;
2343 arr[1].host = cpuc->pebs_enabled;
2344 arr[1].guest = 0;
144d31e6 2345
26a4f3c0 2346 *nr = 2;
144d31e6
GN		 2347 return arr;
2348}
2349
2350static struct perf_guest_switch_msr *core_guest_get_msrs(int *nr)
2351{
89cbc767 2352 struct cpu_hw_events *cpuc = this_cpu_ptr(&cpu_hw_events);
144d31e6
GN		 2353 struct perf_guest_switch_msr *arr = cpuc->guest_switch_msrs;
2354 int idx;
2355
2356 for (idx = 0; idx < x86_pmu.num_counters; idx++) {
2357 struct perf_event *event = cpuc->events[idx];
2358
2359 arr[idx].msr = x86_pmu_config_addr(idx);
2360 arr[idx].host = arr[idx].guest = 0;
2361
2362 if (!test_bit(idx, cpuc->active_mask))
2363 continue;
2364
2365 arr[idx].host = arr[idx].guest =
2366 event->hw.config | ARCH_PERFMON_EVENTSEL_ENABLE;
2367
2368 if (event->attr.exclude_host)
2369 arr[idx].host &= ~ARCH_PERFMON_EVENTSEL_ENABLE;
2370 else if (event->attr.exclude_guest)
2371 arr[idx].guest &= ~ARCH_PERFMON_EVENTSEL_ENABLE;
2372 }
2373
2374 *nr = x86_pmu.num_counters;
2375 return arr;
2376}
2377
2378static void core_pmu_enable_event(struct perf_event *event)
2379{
2380 if (!event->attr.exclude_host)
2381 x86_pmu_enable_event(event);
2382}
2383
2384static void core_pmu_enable_all(int added)
2385{
89cbc767 2386 struct cpu_hw_events *cpuc = this_cpu_ptr(&cpu_hw_events);
144d31e6
GN		 2387 int idx;
2388
2389 for (idx = 0; idx < x86_pmu.num_counters; idx++) {
2390 struct hw_perf_event *hwc = &cpuc->events[idx]->hw;
2391
2392 if (!test_bit(idx, cpuc->active_mask) ||
2393 cpuc->events[idx]->attr.exclude_host)
2394 continue;
2395
2396 __x86_pmu_enable_event(hwc, ARCH_PERFMON_EVENTSEL_ENABLE);
2397 }
2398}
2399
3a632cb2
AK		 2400static int hsw_hw_config(struct perf_event *event)
2401{
2402 int ret = intel_pmu_hw_config(event);
2403
2404 if (ret)
2405 return ret;
2406 if (!boot_cpu_has(X86_FEATURE_RTM) && !boot_cpu_has(X86_FEATURE_HLE))
2407 return 0;
2408 event->hw.config |= event->attr.config & (HSW_IN_TX|HSW_IN_TX_CHECKPOINTED);
2409
2410 /*
2411 * IN_TX/IN_TX-CP filters are not supported by the Haswell PMU with
2412 * PEBS or in ANY thread mode. Since the results are non-sensical forbid
2413 * this combination.
2414 */
2415 if ((event->hw.config & (HSW_IN_TX|HSW_IN_TX_CHECKPOINTED)) &&
2416 ((event->hw.config & ARCH_PERFMON_EVENTSEL_ANY) ||
2417 event->attr.precise_ip > 0))
2418 return -EOPNOTSUPP;
2419
2dbf0116
AK		 2420 if (event_is_checkpointed(event)) {
2421 /*
2422 * Sampling of checkpointed events can cause situations where
2423 * the CPU constantly aborts because of a overflow, which is
2424 * then checkpointed back and ignored. Forbid checkpointing
2425 * for sampling.
2426 *
2427 * But still allow a long sampling period, so that perf stat
2428 * from KVM works.
2429 */
2430 if (event->attr.sample_period > 0 &&
2431 event->attr.sample_period < 0x7fffffff)
2432 return -EOPNOTSUPP;
2433 }
3a632cb2
AK		 2434 return 0;
2435}
2436
2437static struct event_constraint counter2_constraint =
2438 EVENT_CONSTRAINT(0, 0x4, 0);
2439
2440static struct event_constraint *
79cba822
SE		 2441hsw_get_event_constraints(struct cpu_hw_events *cpuc, int idx,
2442 struct perf_event *event)
3a632cb2 2443{
79cba822
SE		 2444 struct event_constraint *c;
2445
2446 c = intel_get_event_constraints(cpuc, idx, event);
3a632cb2
AK		 2447
2448 /* Handle special quirk on in_tx_checkpointed only in counter 2 */
2449 if (event->hw.config & HSW_IN_TX_CHECKPOINTED) {
2450 if (c->idxmsk64 & (1U << 2))
2451 return &counter2_constraint;
2452 return &emptyconstraint;
2453 }
2454
2455 return c;
2456}
2457
294fe0f5
AK		 2458/*
2459 * Broadwell:
2460 *
2461 * The INST_RETIRED.ALL period always needs to have lowest 6 bits cleared
2462 * (BDM55) and it must not use a period smaller than 100 (BDM11). We combine
2463 * the two to enforce a minimum period of 128 (the smallest value that has bits
2464 * 0-5 cleared and >= 100).
2465 *
2466 * Because of how the code in x86_perf_event_set_period() works, the truncation
2467 * of the lower 6 bits is 'harmless' as we'll occasionally add a longer period
2468 * to make up for the 'lost' events due to carrying the 'error' in period_left.
2469 *
2470 * Therefore the effective (average) period matches the requested period,
2471 * despite coarser hardware granularity.
2472 */
2473static unsigned bdw_limit_period(struct perf_event *event, unsigned left)
2474{
2475 if ((event->hw.config & INTEL_ARCH_EVENT_MASK) ==
2476 X86_CONFIG(.event=0xc0, .umask=0x01)) {
2477 if (left < 128)
2478 left = 128;
2479 left &= ~0x3fu;
2480 }
2481 return left;
2482}
2483
641cc938
JO		 2484PMU_FORMAT_ATTR(event, "config:0-7" );
2485PMU_FORMAT_ATTR(umask, "config:8-15" );
2486PMU_FORMAT_ATTR(edge, "config:18" );
2487PMU_FORMAT_ATTR(pc, "config:19" );
2488PMU_FORMAT_ATTR(any, "config:21" ); /* v3 + */
2489PMU_FORMAT_ATTR(inv, "config:23" );
2490PMU_FORMAT_ATTR(cmask, "config:24-31" );
3a632cb2
AK		 2491PMU_FORMAT_ATTR(in_tx, "config:32");
2492PMU_FORMAT_ATTR(in_tx_cp, "config:33");
641cc938
JO		 2493
2494static struct attribute *intel_arch_formats_attr[] = {
2495 &format_attr_event.attr,
2496 &format_attr_umask.attr,
2497 &format_attr_edge.attr,
2498 &format_attr_pc.attr,
2499 &format_attr_inv.attr,
2500 &format_attr_cmask.attr,
2501 NULL,
2502};
2503
0bf79d44
JO		 2504ssize_t intel_event_sysfs_show(char *page, u64 config)
2505{
2506 u64 event = (config & ARCH_PERFMON_EVENTSEL_EVENT);
2507
2508 return x86_event_sysfs_show(page, config, event);
2509}
2510
de0428a7 2511struct intel_shared_regs *allocate_shared_regs(int cpu)
efc9f05d
SE		 2512{
2513 struct intel_shared_regs *regs;
2514 int i;
2515
2516 regs = kzalloc_node(sizeof(struct intel_shared_regs),
2517 GFP_KERNEL, cpu_to_node(cpu));
2518 if (regs) {
2519 /*
2520 * initialize the locks to keep lockdep happy
2521 */
2522 for (i = 0; i < EXTRA_REG_MAX; i++)
2523 raw_spin_lock_init(&regs->regs[i].lock);
2524
2525 regs->core_id = -1;
2526 }
2527 return regs;
2528}
2529
6f6539ca
MD		 2530static struct intel_excl_cntrs *allocate_excl_cntrs(int cpu)
2531{
2532 struct intel_excl_cntrs *c;
2533 int i;
2534
2535 c = kzalloc_node(sizeof(struct intel_excl_cntrs),
2536 GFP_KERNEL, cpu_to_node(cpu));
2537 if (c) {
2538 raw_spin_lock_init(&c->lock);
2539 for (i = 0; i < X86_PMC_IDX_MAX; i++) {
2540 c->states[0].state[i] = INTEL_EXCL_UNUSED;
2541 c->states[0].init_state[i] = INTEL_EXCL_UNUSED;
2542
2543 c->states[1].state[i] = INTEL_EXCL_UNUSED;
2544 c->states[1].init_state[i] = INTEL_EXCL_UNUSED;
2545 }
2546 c->core_id = -1;
2547 }
2548 return c;
2549}
2550
a7e3ed1e
AK		 2551static int intel_pmu_cpu_prepare(int cpu)
2552{
2553 struct cpu_hw_events *cpuc = &per_cpu(cpu_hw_events, cpu);
2554
6f6539ca
MD		 2555 if (x86_pmu.extra_regs || x86_pmu.lbr_sel_map) {
2556 cpuc->shared_regs = allocate_shared_regs(cpu);
2557 if (!cpuc->shared_regs)
2558 return NOTIFY_BAD;
2559 }
69092624 2560
6f6539ca
MD		 2561 if (x86_pmu.flags & PMU_FL_EXCL_CNTRS) {
2562 size_t sz = X86_PMC_IDX_MAX * sizeof(struct event_constraint);
2563
2564 cpuc->constraint_list = kzalloc(sz, GFP_KERNEL);
2565 if (!cpuc->constraint_list)
2566 return NOTIFY_BAD;
2567
2568 cpuc->excl_cntrs = allocate_excl_cntrs(cpu);
2569 if (!cpuc->excl_cntrs) {
2570 kfree(cpuc->constraint_list);
2571 kfree(cpuc->shared_regs);
2572 return NOTIFY_BAD;
2573 }
2574 cpuc->excl_thread_id = 0;
2575 }
a7e3ed1e 2576
a7e3ed1e
AK		 2577 return NOTIFY_OK;
2578}
2579
74846d35
PZ		 2580static void intel_pmu_cpu_starting(int cpu)
2581{
a7e3ed1e
AK		 2582 struct cpu_hw_events *cpuc = &per_cpu(cpu_hw_events, cpu);
2583 int core_id = topology_core_id(cpu);
2584 int i;
2585
69092624
LM		 2586 init_debug_store_on_cpu(cpu);
2587 /*
2588 * Deal with CPUs that don't clear their LBRs on power-up.
2589 */
2590 intel_pmu_lbr_reset();
2591
b36817e8
SE		 2592 cpuc->lbr_sel = NULL;
2593
2594 if (!cpuc->shared_regs)
69092624
LM		 2595 return;
2596
9a5e3fb5 2597 if (!(x86_pmu.flags & PMU_FL_NO_HT_SHARING)) {
90413464
SE		 2598 void **onln = &cpuc->kfree_on_online[X86_PERF_KFREE_SHARED];
2599
b36817e8
SE		 2600 for_each_cpu(i, topology_thread_cpumask(cpu)) {
2601 struct intel_shared_regs *pc;
a7e3ed1e 2602
b36817e8
SE		 2603 pc = per_cpu(cpu_hw_events, i).shared_regs;
2604 if (pc && pc->core_id == core_id) {
90413464 2605 *onln = cpuc->shared_regs;
b36817e8
SE		 2606 cpuc->shared_regs = pc;
2607 break;
2608 }
a7e3ed1e 2609 }
b36817e8
SE		 2610 cpuc->shared_regs->core_id = core_id;
2611 cpuc->shared_regs->refcnt++;
a7e3ed1e
AK		 2612 }
2613
b36817e8
SE		 2614 if (x86_pmu.lbr_sel_map)
2615 cpuc->lbr_sel = &cpuc->shared_regs->regs[EXTRA_REG_LBR];
6f6539ca
MD		 2616
2617 if (x86_pmu.flags & PMU_FL_EXCL_CNTRS) {
2618 for_each_cpu(i, topology_thread_cpumask(cpu)) {
2619 struct intel_excl_cntrs *c;
2620
2621 c = per_cpu(cpu_hw_events, i).excl_cntrs;
2622 if (c && c->core_id == core_id) {
2623 cpuc->kfree_on_online[1] = cpuc->excl_cntrs;
2624 cpuc->excl_cntrs = c;
2625 cpuc->excl_thread_id = 1;
2626 break;
2627 }
2628 }
2629 cpuc->excl_cntrs->core_id = core_id;
2630 cpuc->excl_cntrs->refcnt++;
2631 }
74846d35
PZ		 2632}
2633
b37609c3 2634static void free_excl_cntrs(int cpu)
74846d35 2635{
a7e3ed1e 2636 struct cpu_hw_events *cpuc = &per_cpu(cpu_hw_events, cpu);
6f6539ca 2637 struct intel_excl_cntrs *c;
a7e3ed1e 2638
6f6539ca
MD		 2639 c = cpuc->excl_cntrs;
2640 if (c) {
2641 if (c->core_id == -1 || --c->refcnt == 0)
2642 kfree(c);
2643 cpuc->excl_cntrs = NULL;
2644 kfree(cpuc->constraint_list);
2645 cpuc->constraint_list = NULL;
2646 }
b37609c3 2647}
a7e3ed1e 2648
b37609c3
SE		 2649static void intel_pmu_cpu_dying(int cpu)
2650{
2651 struct cpu_hw_events *cpuc = &per_cpu(cpu_hw_events, cpu);
2652 struct intel_shared_regs *pc;
2653
2654 pc = cpuc->shared_regs;
2655 if (pc) {
2656 if (pc->core_id == -1 || --pc->refcnt == 0)
2657 kfree(pc);
2658 cpuc->shared_regs = NULL;
e979121b
MD		 2659 }
2660
b37609c3
SE		 2661 free_excl_cntrs(cpu);
2662
74846d35
PZ		 2663 fini_debug_store_on_cpu(cpu);
2664}
2665
641cc938
JO		 2666PMU_FORMAT_ATTR(offcore_rsp, "config1:0-63");
2667
a63fcab4
SE		 2668PMU_FORMAT_ATTR(ldlat, "config1:0-15");
2669
641cc938
JO		 2670static struct attribute *intel_arch3_formats_attr[] = {
2671 &format_attr_event.attr,
2672 &format_attr_umask.attr,
2673 &format_attr_edge.attr,
2674 &format_attr_pc.attr,
2675 &format_attr_any.attr,
2676 &format_attr_inv.attr,
2677 &format_attr_cmask.attr,
3a632cb2
AK		 2678 &format_attr_in_tx.attr,
2679 &format_attr_in_tx_cp.attr,
641cc938
JO		 2680
2681 &format_attr_offcore_rsp.attr, /* XXX do NHM/WSM + SNB breakout */
a63fcab4 2682 &format_attr_ldlat.attr, /* PEBS load latency */
641cc938
JO		 2683 NULL,
2684};
2685
3b6e0421
JO		 2686static __initconst const struct x86_pmu core_pmu = {
2687 .name = "core",
2688 .handle_irq = x86_pmu_handle_irq,
2689 .disable_all = x86_pmu_disable_all,
2690 .enable_all = core_pmu_enable_all,
2691 .enable = core_pmu_enable_event,
2692 .disable = x86_pmu_disable_event,
2693 .hw_config = x86_pmu_hw_config,
2694 .schedule_events = x86_schedule_events,
2695 .eventsel = MSR_ARCH_PERFMON_EVENTSEL0,
2696 .perfctr = MSR_ARCH_PERFMON_PERFCTR0,
2697 .event_map = intel_pmu_event_map,
2698 .max_events = ARRAY_SIZE(intel_perfmon_event_map),
2699 .apic = 1,
2700 /*
2701 * Intel PMCs cannot be accessed sanely above 32-bit width,
2702 * so we install an artificial 1<<31 period regardless of
2703 * the generic event period:
2704 */
2705 .max_period = (1ULL<<31) - 1,
2706 .get_event_constraints = intel_get_event_constraints,
2707 .put_event_constraints = intel_put_event_constraints,
2708 .event_constraints = intel_core_event_constraints,
2709 .guest_get_msrs = core_guest_get_msrs,
2710 .format_attrs = intel_arch_formats_attr,
2711 .events_sysfs_show = intel_event_sysfs_show,
2712
2713 /*
2714 * Virtual (or funny metal) CPU can define x86_pmu.extra_regs
2715 * together with PMU version 1 and thus be using core_pmu with
2716 * shared_regs. We need following callbacks here to allocate
2717 * it properly.
2718 */
2719 .cpu_prepare = intel_pmu_cpu_prepare,
2720 .cpu_starting = intel_pmu_cpu_starting,
2721 .cpu_dying = intel_pmu_cpu_dying,
2722};
2723
caaa8be3 2724static __initconst const struct x86_pmu intel_pmu = {
f22f54f4
PZ		 2725 .name = "Intel",
2726 .handle_irq = intel_pmu_handle_irq,
2727 .disable_all = intel_pmu_disable_all,
2728 .enable_all = intel_pmu_enable_all,
2729 .enable = intel_pmu_enable_event,
2730 .disable = intel_pmu_disable_event,
b4cdc5c2 2731 .hw_config = intel_pmu_hw_config,
a072738e 2732 .schedule_events = x86_schedule_events,
f22f54f4
PZ		 2733 .eventsel = MSR_ARCH_PERFMON_EVENTSEL0,
2734 .perfctr = MSR_ARCH_PERFMON_PERFCTR0,
2735 .event_map = intel_pmu_event_map,
f22f54f4
PZ		 2736 .max_events = ARRAY_SIZE(intel_perfmon_event_map),
2737 .apic = 1,
2738 /*
2739 * Intel PMCs cannot be accessed sanely above 32 bit width,
2740 * so we install an artificial 1<<31 period regardless of
2741 * the generic event period:
2742 */
2743 .max_period = (1ULL << 31) - 1,
3f6da390 2744 .get_event_constraints = intel_get_event_constraints,
a7e3ed1e 2745 .put_event_constraints = intel_put_event_constraints,
0780c927 2746 .pebs_aliases = intel_pebs_aliases_core2,
3f6da390 2747
641cc938 2748 .format_attrs = intel_arch3_formats_attr,
0bf79d44 2749 .events_sysfs_show = intel_event_sysfs_show,
641cc938 2750
a7e3ed1e 2751 .cpu_prepare = intel_pmu_cpu_prepare,
74846d35
PZ		 2752 .cpu_starting = intel_pmu_cpu_starting,
2753 .cpu_dying = intel_pmu_cpu_dying,
144d31e6 2754 .guest_get_msrs = intel_guest_get_msrs,
2a0ad3b3 2755 .sched_task = intel_pmu_lbr_sched_task,
f22f54f4
PZ		 2756};
2757
c1d6f42f 2758static __init void intel_clovertown_quirk(void)
3c44780b
PZ		 2759{
2760 /*
2761 * PEBS is unreliable due to:
2762 *
2763 * AJ67 - PEBS may experience CPL leaks
2764 * AJ68 - PEBS PMI may be delayed by one event
2765 * AJ69 - GLOBAL_STATUS[62] will only be set when DEBUGCTL[12]
2766 * AJ106 - FREEZE_LBRS_ON_PMI doesn't work in combination with PEBS
2767 *
2768 * AJ67 could be worked around by restricting the OS/USR flags.
2769 * AJ69 could be worked around by setting PMU_FREEZE_ON_PMI.
2770 *
2771 * AJ106 could possibly be worked around by not allowing LBR
2772 * usage from PEBS, including the fixup.
2773 * AJ68 could possibly be worked around by always programming
ec75a716 2774 * a pebs_event_reset[0] value and coping with the lost events.
3c44780b
PZ		 2775 *
2776 * But taken together it might just make sense to not enable PEBS on
2777 * these chips.
2778 */
c767a54b 2779 pr_warn("PEBS disabled due to CPU errata\n");
3c44780b
PZ		 2780 x86_pmu.pebs = 0;
2781 x86_pmu.pebs_constraints = NULL;
2782}
2783
c93dc84c
PZ		 2784static int intel_snb_pebs_broken(int cpu)
2785{
2786 u32 rev = UINT_MAX; /* default to broken for unknown models */
2787
2788 switch (cpu_data(cpu).x86_model) {
2789 case 42: /* SNB */
2790 rev = 0x28;
2791 break;
2792
2793 case 45: /* SNB-EP */
2794 switch (cpu_data(cpu).x86_mask) {
2795 case 6: rev = 0x618; break;
2796 case 7: rev = 0x70c; break;
2797 }
2798 }
2799
2800 return (cpu_data(cpu).microcode < rev);
2801}
2802
2803static void intel_snb_check_microcode(void)
2804{
2805 int pebs_broken = 0;
2806 int cpu;
2807
2808 get_online_cpus();
2809 for_each_online_cpu(cpu) {
2810 if ((pebs_broken = intel_snb_pebs_broken(cpu)))
2811 break;
2812 }
2813 put_online_cpus();
2814
2815 if (pebs_broken == x86_pmu.pebs_broken)
2816 return;
2817
2818 /*
2819 * Serialized by the microcode lock..
2820 */
2821 if (x86_pmu.pebs_broken) {
2822 pr_info("PEBS enabled due to microcode update\n");
2823 x86_pmu.pebs_broken = 0;
2824 } else {
2825 pr_info("PEBS disabled due to CPU errata, please upgrade microcode\n");
2826 x86_pmu.pebs_broken = 1;
2827 }
2828}
2829
338b522c
KL		 2830/*
2831 * Under certain circumstances, access certain MSR may cause #GP.
2832 * The function tests if the input MSR can be safely accessed.
2833 */
2834static bool check_msr(unsigned long msr, u64 mask)
2835{
2836 u64 val_old, val_new, val_tmp;
2837
2838 /*
2839 * Read the current value, change it and read it back to see if it
2840 * matches, this is needed to detect certain hardware emulators
2841 * (qemu/kvm) that don't trap on the MSR access and always return 0s.
2842 */
2843 if (rdmsrl_safe(msr, &val_old))
2844 return false;
2845
2846 /*
2847 * Only change the bits which can be updated by wrmsrl.
2848 */
2849 val_tmp = val_old ^ mask;
2850 if (wrmsrl_safe(msr, val_tmp) ||
2851 rdmsrl_safe(msr, &val_new))
2852 return false;
2853
2854 if (val_new != val_tmp)
2855 return false;
2856
2857 /* Here it's sure that the MSR can be safely accessed.
2858 * Restore the old value and return.
2859 */
2860 wrmsrl(msr, val_old);
2861
2862 return true;
2863}
2864
c1d6f42f 2865static __init void intel_sandybridge_quirk(void)
6a600a8b 2866{
c93dc84c
PZ		 2867 x86_pmu.check_microcode = intel_snb_check_microcode;
2868 intel_snb_check_microcode();
6a600a8b
PZ		 2869}
2870
c1d6f42f
PZ		 2871static const struct { int id; char *name; } intel_arch_events_map[] __initconst = {
2872 { PERF_COUNT_HW_CPU_CYCLES, "cpu cycles" },
2873 { PERF_COUNT_HW_INSTRUCTIONS, "instructions" },
2874 { PERF_COUNT_HW_BUS_CYCLES, "bus cycles" },
2875 { PERF_COUNT_HW_CACHE_REFERENCES, "cache references" },
2876 { PERF_COUNT_HW_CACHE_MISSES, "cache misses" },
2877 { PERF_COUNT_HW_BRANCH_INSTRUCTIONS, "branch instructions" },
2878 { PERF_COUNT_HW_BRANCH_MISSES, "branch misses" },
ffb871bc
GN		 2879};
2880
c1d6f42f
PZ		 2881static __init void intel_arch_events_quirk(void)
2882{
2883 int bit;
2884
2885 /* disable event that reported as not presend by cpuid */
2886 for_each_set_bit(bit, x86_pmu.events_mask, ARRAY_SIZE(intel_arch_events_map)) {
2887 intel_perfmon_event_map[intel_arch_events_map[bit].id] = 0;
c767a54b
JP		 2888 pr_warn("CPUID marked event: \'%s\' unavailable\n",
2889 intel_arch_events_map[bit].name);
c1d6f42f
PZ		 2890 }
2891}
2892
2893static __init void intel_nehalem_quirk(void)
2894{
2895 union cpuid10_ebx ebx;
2896
2897 ebx.full = x86_pmu.events_maskl;
2898 if (ebx.split.no_branch_misses_retired) {
2899 /*
2900 * Erratum AAJ80 detected, we work it around by using
2901 * the BR_MISP_EXEC.ANY event. This will over-count
2902 * branch-misses, but it's still much better than the
2903 * architectural event which is often completely bogus:
2904 */
2905 intel_perfmon_event_map[PERF_COUNT_HW_BRANCH_MISSES] = 0x7f89;
2906 ebx.split.no_branch_misses_retired = 0;
2907 x86_pmu.events_maskl = ebx.full;
c767a54b 2908 pr_info("CPU erratum AAJ80 worked around\n");
c1d6f42f
PZ		 2909 }
2910}
2911
93fcf72c
MD		 2912/*
2913 * enable software workaround for errata:
2914 * SNB: BJ122
2915 * IVB: BV98
2916 * HSW: HSD29
2917 *
2918 * Only needed when HT is enabled. However detecting
b37609c3
SE		 2919 * if HT is enabled is difficult (model specific). So instead,
2920 * we enable the workaround in the early boot, and verify if
2921 * it is needed in a later initcall phase once we have valid
2922 * topology information to check if HT is actually enabled
93fcf72c
MD		 2923 */
2924static __init void intel_ht_bug(void)
2925{
b37609c3 2926 x86_pmu.flags |= PMU_FL_EXCL_CNTRS | PMU_FL_EXCL_ENABLED;
93fcf72c
MD		 2927
2928 x86_pmu.commit_scheduling = intel_commit_scheduling;
2929 x86_pmu.start_scheduling = intel_start_scheduling;
2930 x86_pmu.stop_scheduling = intel_stop_scheduling;
93fcf72c
MD		 2931}
2932
7f2ee91f
IM		 2933EVENT_ATTR_STR(mem-loads, mem_ld_hsw, "event=0xcd,umask=0x1,ldlat=3");
2934EVENT_ATTR_STR(mem-stores, mem_st_hsw, "event=0xd0,umask=0x82")
f9134f36 2935
4b2c4f1f 2936/* Haswell special events */
7f2ee91f
IM		 2937EVENT_ATTR_STR(tx-start, tx_start, "event=0xc9,umask=0x1");
2938EVENT_ATTR_STR(tx-commit, tx_commit, "event=0xc9,umask=0x2");
2939EVENT_ATTR_STR(tx-abort, tx_abort, "event=0xc9,umask=0x4");
2940EVENT_ATTR_STR(tx-capacity, tx_capacity, "event=0x54,umask=0x2");
2941EVENT_ATTR_STR(tx-conflict, tx_conflict, "event=0x54,umask=0x1");
2942EVENT_ATTR_STR(el-start, el_start, "event=0xc8,umask=0x1");
2943EVENT_ATTR_STR(el-commit, el_commit, "event=0xc8,umask=0x2");
2944EVENT_ATTR_STR(el-abort, el_abort, "event=0xc8,umask=0x4");
2945EVENT_ATTR_STR(el-capacity, el_capacity, "event=0x54,umask=0x2");
2946EVENT_ATTR_STR(el-conflict, el_conflict, "event=0x54,umask=0x1");
2947EVENT_ATTR_STR(cycles-t, cycles_t, "event=0x3c,in_tx=1");
2948EVENT_ATTR_STR(cycles-ct, cycles_ct, "event=0x3c,in_tx=1,in_tx_cp=1");
4b2c4f1f 2949
f9134f36 2950static struct attribute *hsw_events_attrs[] = {
4b2c4f1f
AK		 2951 EVENT_PTR(tx_start),
2952 EVENT_PTR(tx_commit),
2953 EVENT_PTR(tx_abort),
2954 EVENT_PTR(tx_capacity),
2955 EVENT_PTR(tx_conflict),
2956 EVENT_PTR(el_start),
2957 EVENT_PTR(el_commit),
2958 EVENT_PTR(el_abort),
2959 EVENT_PTR(el_capacity),
2960 EVENT_PTR(el_conflict),
2961 EVENT_PTR(cycles_t),
2962 EVENT_PTR(cycles_ct),
f9134f36
AK		 2963 EVENT_PTR(mem_ld_hsw),
2964 EVENT_PTR(mem_st_hsw),
2965 NULL
2966};
2967
de0428a7 2968__init int intel_pmu_init(void)
f22f54f4
PZ		 2969{
2970 union cpuid10_edx edx;
2971 union cpuid10_eax eax;
ffb871bc 2972 union cpuid10_ebx ebx;
a1eac7ac 2973 struct event_constraint *c;
f22f54f4 2974 unsigned int unused;
338b522c
KL		 2975 struct extra_reg *er;
2976 int version, i;
f22f54f4
PZ		 2977
2978 if (!cpu_has(&boot_cpu_data, X86_FEATURE_ARCH_PERFMON)) {
a072738e
CG		 2979 switch (boot_cpu_data.x86) {
2980 case 0x6:
2981 return p6_pmu_init();
e717bf4e
VW		 2982 case 0xb:
2983 return knc_pmu_init();
a072738e
CG		 2984 case 0xf:
2985 return p4_pmu_init();
2986 }
f22f54f4 2987 return -ENODEV;
f22f54f4
PZ		 2988 }
2989
2990 /*
2991 * Check whether the Architectural PerfMon supports
2992 * Branch Misses Retired hw_event or not.
2993 */
ffb871bc
GN		 2994 cpuid(10, &eax.full, &ebx.full, &unused, &edx.full);
2995 if (eax.split.mask_length < ARCH_PERFMON_EVENTS_COUNT)
f22f54f4
PZ		 2996 return -ENODEV;
2997
2998 version = eax.split.version_id;
2999 if (version < 2)
3000 x86_pmu = core_pmu;
3001 else
3002 x86_pmu = intel_pmu;
3003
3004 x86_pmu.version = version;
948b1bb8
RR		 3005 x86_pmu.num_counters = eax.split.num_counters;
3006 x86_pmu.cntval_bits = eax.split.bit_width;
3007 x86_pmu.cntval_mask = (1ULL << eax.split.bit_width) - 1;
f22f54f4 3008
c1d6f42f
PZ		 3009 x86_pmu.events_maskl = ebx.full;
3010 x86_pmu.events_mask_len = eax.split.mask_length;
3011
70ab7003
AK		 3012 x86_pmu.max_pebs_events = min_t(unsigned, MAX_PEBS_EVENTS, x86_pmu.num_counters);
3013
f22f54f4
PZ		 3014 /*
3015 * Quirk: v2 perfmon does not report fixed-purpose events, so
3016 * assume at least 3 events:
3017 */
3018 if (version > 1)
948b1bb8 3019 x86_pmu.num_counters_fixed = max((int)edx.split.num_counters_fixed, 3);
f22f54f4 3020
c9b08884 3021 if (boot_cpu_has(X86_FEATURE_PDCM)) {
8db909a7
PZ		 3022 u64 capabilities;
3023
3024 rdmsrl(MSR_IA32_PERF_CAPABILITIES, capabilities);
3025 x86_pmu.intel_cap.capabilities = capabilities;
3026 }
3027
ca037701
PZ		 3028 intel_ds_init();
3029
c1d6f42f
PZ		 3030 x86_add_quirk(intel_arch_events_quirk); /* Install first, so it runs last */
3031
f22f54f4
PZ		 3032 /*
3033 * Install the hw-cache-events table:
3034 */
3035 switch (boot_cpu_data.x86_model) {
0f7c29ce 3036 case 14: /* 65nm Core "Yonah" */
f22f54f4
PZ		 3037 pr_cont("Core events, ");
3038 break;
3039
0f7c29ce 3040 case 15: /* 65nm Core2 "Merom" */
c1d6f42f 3041 x86_add_quirk(intel_clovertown_quirk);
0f7c29ce
PZ		 3042 case 22: /* 65nm Core2 "Merom-L" */
3043 case 23: /* 45nm Core2 "Penryn" */
3044 case 29: /* 45nm Core2 "Dunnington (MP) */
f22f54f4
PZ		 3045 memcpy(hw_cache_event_ids, core2_hw_cache_event_ids,
3046 sizeof(hw_cache_event_ids));
3047
caff2bef
PZ		 3048 intel_pmu_lbr_init_core();
3049
f22f54f4 3050 x86_pmu.event_constraints = intel_core2_event_constraints;
17e31629 3051 x86_pmu.pebs_constraints = intel_core2_pebs_event_constraints;
f22f54f4
PZ		 3052 pr_cont("Core2 events, ");
3053 break;
3054
0f7c29ce
PZ		 3055 case 30: /* 45nm Nehalem */
3056 case 26: /* 45nm Nehalem-EP */
3057 case 46: /* 45nm Nehalem-EX */
f22f54f4
PZ		 3058 memcpy(hw_cache_event_ids, nehalem_hw_cache_event_ids,
3059 sizeof(hw_cache_event_ids));
e994d7d2
AK		 3060 memcpy(hw_cache_extra_regs, nehalem_hw_cache_extra_regs,
3061 sizeof(hw_cache_extra_regs));
f22f54f4 3062
caff2bef
PZ		 3063 intel_pmu_lbr_init_nhm();
3064
f22f54f4 3065 x86_pmu.event_constraints = intel_nehalem_event_constraints;
17e31629 3066 x86_pmu.pebs_constraints = intel_nehalem_pebs_event_constraints;
11164cd4 3067 x86_pmu.enable_all = intel_pmu_nhm_enable_all;
a7e3ed1e 3068 x86_pmu.extra_regs = intel_nehalem_extra_regs;
ec75a716 3069
f20093ee
SE		 3070 x86_pmu.cpu_events = nhm_events_attrs;
3071
91fc4cc0 3072 /* UOPS_ISSUED.STALLED_CYCLES */
f9b4eeb8
PZ		 3073 intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_FRONTEND] =
3074 X86_CONFIG(.event=0x0e, .umask=0x01, .inv=1, .cmask=1);
91fc4cc0 3075 /* UOPS_EXECUTED.CORE_ACTIVE_CYCLES,c=1,i=1 */
f9b4eeb8
PZ		 3076 intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_BACKEND] =
3077 X86_CONFIG(.event=0xb1, .umask=0x3f, .inv=1, .cmask=1);
94403f88 3078
c1d6f42f 3079 x86_add_quirk(intel_nehalem_quirk);
ec75a716 3080
11164cd4 3081 pr_cont("Nehalem events, ");
f22f54f4 3082 break;
caff2bef 3083
0f7c29ce
PZ		 3084 case 28: /* 45nm Atom "Pineview" */
3085 case 38: /* 45nm Atom "Lincroft" */
3086 case 39: /* 32nm Atom "Penwell" */
3087 case 53: /* 32nm Atom "Cloverview" */
3088 case 54: /* 32nm Atom "Cedarview" */
f22f54f4
PZ		 3089 memcpy(hw_cache_event_ids, atom_hw_cache_event_ids,
3090 sizeof(hw_cache_event_ids));
3091
caff2bef
PZ		 3092 intel_pmu_lbr_init_atom();
3093
f22f54f4 3094 x86_pmu.event_constraints = intel_gen_event_constraints;
17e31629 3095 x86_pmu.pebs_constraints = intel_atom_pebs_event_constraints;
f22f54f4
PZ		 3096 pr_cont("Atom events, ");
3097 break;
3098
0f7c29ce 3099 case 55: /* 22nm Atom "Silvermont" */
ef454cae 3100 case 76: /* 14nm Atom "Airmont" */
0f7c29ce 3101 case 77: /* 22nm Atom "Silvermont Avoton/Rangely" */
1fa64180
YZ		 3102 memcpy(hw_cache_event_ids, slm_hw_cache_event_ids,
3103 sizeof(hw_cache_event_ids));
3104 memcpy(hw_cache_extra_regs, slm_hw_cache_extra_regs,
3105 sizeof(hw_cache_extra_regs));
3106
3107 intel_pmu_lbr_init_atom();
3108
3109 x86_pmu.event_constraints = intel_slm_event_constraints;
3110 x86_pmu.pebs_constraints = intel_slm_pebs_event_constraints;
3111 x86_pmu.extra_regs = intel_slm_extra_regs;
9a5e3fb5 3112 x86_pmu.flags |= PMU_FL_HAS_RSP_1;
1fa64180
YZ		 3113 pr_cont("Silvermont events, ");
3114 break;
3115
0f7c29ce
PZ		 3116 case 37: /* 32nm Westmere */
3117 case 44: /* 32nm Westmere-EP */
3118 case 47: /* 32nm Westmere-EX */
f22f54f4
PZ		 3119 memcpy(hw_cache_event_ids, westmere_hw_cache_event_ids,
3120 sizeof(hw_cache_event_ids));
e994d7d2
AK		 3121 memcpy(hw_cache_extra_regs, nehalem_hw_cache_extra_regs,
3122 sizeof(hw_cache_extra_regs));
f22f54f4 3123
caff2bef
PZ		 3124 intel_pmu_lbr_init_nhm();
3125
f22f54f4 3126 x86_pmu.event_constraints = intel_westmere_event_constraints;
40b91cd1 3127 x86_pmu.enable_all = intel_pmu_nhm_enable_all;
17e31629 3128 x86_pmu.pebs_constraints = intel_westmere_pebs_event_constraints;
a7e3ed1e 3129 x86_pmu.extra_regs = intel_westmere_extra_regs;
9a5e3fb5 3130 x86_pmu.flags |= PMU_FL_HAS_RSP_1;
30112039 3131
f20093ee
SE		 3132 x86_pmu.cpu_events = nhm_events_attrs;
3133
30112039 3134 /* UOPS_ISSUED.STALLED_CYCLES */
f9b4eeb8
PZ		 3135 intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_FRONTEND] =
3136 X86_CONFIG(.event=0x0e, .umask=0x01, .inv=1, .cmask=1);
30112039 3137 /* UOPS_EXECUTED.CORE_ACTIVE_CYCLES,c=1,i=1 */
f9b4eeb8
PZ		 3138 intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_BACKEND] =
3139 X86_CONFIG(.event=0xb1, .umask=0x3f, .inv=1, .cmask=1);
30112039 3140
f22f54f4
PZ		 3141 pr_cont("Westmere events, ");
3142 break;
b622d644 3143
0f7c29ce
PZ		 3144 case 42: /* 32nm SandyBridge */
3145 case 45: /* 32nm SandyBridge-E/EN/EP */
47a8863d 3146 x86_add_quirk(intel_sandybridge_quirk);
93fcf72c 3147 x86_add_quirk(intel_ht_bug);
b06b3d49
LM		 3148 memcpy(hw_cache_event_ids, snb_hw_cache_event_ids,
3149 sizeof(hw_cache_event_ids));
74e6543f
YZ		 3150 memcpy(hw_cache_extra_regs, snb_hw_cache_extra_regs,
3151 sizeof(hw_cache_extra_regs));
b06b3d49 3152
c5cc2cd9 3153 intel_pmu_lbr_init_snb();
b06b3d49
LM		 3154
3155 x86_pmu.event_constraints = intel_snb_event_constraints;
de0428a7 3156 x86_pmu.pebs_constraints = intel_snb_pebs_event_constraints;
0780c927 3157 x86_pmu.pebs_aliases = intel_pebs_aliases_snb;
f1923820
SE		 3158 if (boot_cpu_data.x86_model == 45)
3159 x86_pmu.extra_regs = intel_snbep_extra_regs;
3160 else
3161 x86_pmu.extra_regs = intel_snb_extra_regs;
93fcf72c
MD		 3162
3163
ee89cbc2 3164 /* all extra regs are per-cpu when HT is on */
9a5e3fb5
SE		 3165 x86_pmu.flags |= PMU_FL_HAS_RSP_1;
3166 x86_pmu.flags |= PMU_FL_NO_HT_SHARING;
e04d1b23 3167
f20093ee
SE		 3168 x86_pmu.cpu_events = snb_events_attrs;
3169
e04d1b23 3170 /* UOPS_ISSUED.ANY,c=1,i=1 to count stall cycles */
f9b4eeb8
PZ		 3171 intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_FRONTEND] =
3172 X86_CONFIG(.event=0x0e, .umask=0x01, .inv=1, .cmask=1);
e04d1b23 3173 /* UOPS_DISPATCHED.THREAD,c=1,i=1 to count stall cycles*/
f9b4eeb8
PZ		 3174 intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_BACKEND] =
3175 X86_CONFIG(.event=0xb1, .umask=0x01, .inv=1, .cmask=1);
e04d1b23 3176
b06b3d49
LM		 3177 pr_cont("SandyBridge events, ");
3178 break;
0f7c29ce
PZ		 3179
3180 case 58: /* 22nm IvyBridge */
3181 case 62: /* 22nm IvyBridge-EP/EX */
93fcf72c 3182 x86_add_quirk(intel_ht_bug);
20a36e39
SE		 3183 memcpy(hw_cache_event_ids, snb_hw_cache_event_ids,
3184 sizeof(hw_cache_event_ids));
1996388e
VW		 3185 /* dTLB-load-misses on IVB is different than SNB */
3186 hw_cache_event_ids[C(DTLB)][C(OP_READ)][C(RESULT_MISS)] = 0x8108; /* DTLB_LOAD_MISSES.DEMAND_LD_MISS_CAUSES_A_WALK */
3187
20a36e39
SE		 3188 memcpy(hw_cache_extra_regs, snb_hw_cache_extra_regs,
3189 sizeof(hw_cache_extra_regs));
3190
3191 intel_pmu_lbr_init_snb();
3192
69943182 3193 x86_pmu.event_constraints = intel_ivb_event_constraints;
20a36e39
SE		 3194 x86_pmu.pebs_constraints = intel_ivb_pebs_event_constraints;
3195 x86_pmu.pebs_aliases = intel_pebs_aliases_snb;
f1923820
SE		 3196 if (boot_cpu_data.x86_model == 62)
3197 x86_pmu.extra_regs = intel_snbep_extra_regs;
3198 else
3199 x86_pmu.extra_regs = intel_snb_extra_regs;
20a36e39 3200 /* all extra regs are per-cpu when HT is on */
9a5e3fb5
SE		 3201 x86_pmu.flags |= PMU_FL_HAS_RSP_1;
3202 x86_pmu.flags |= PMU_FL_NO_HT_SHARING;
20a36e39 3203
f20093ee
SE		 3204 x86_pmu.cpu_events = snb_events_attrs;
3205
20a36e39
SE		 3206 /* UOPS_ISSUED.ANY,c=1,i=1 to count stall cycles */
3207 intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_FRONTEND] =
3208 X86_CONFIG(.event=0x0e, .umask=0x01, .inv=1, .cmask=1);
3209
3210 pr_cont("IvyBridge events, ");
3211 break;
3212
b06b3d49 3213
d86c8eaf
AK		 3214 case 60: /* 22nm Haswell Core */
3215 case 63: /* 22nm Haswell Server */
3216 case 69: /* 22nm Haswell ULT */
3217 case 70: /* 22nm Haswell + GT3e (Intel Iris Pro graphics) */
93fcf72c 3218 x86_add_quirk(intel_ht_bug);
72db5596 3219 x86_pmu.late_ack = true;
0f1b5ca2
AK		 3220 memcpy(hw_cache_event_ids, hsw_hw_cache_event_ids, sizeof(hw_cache_event_ids));
3221 memcpy(hw_cache_extra_regs, hsw_hw_cache_extra_regs, sizeof(hw_cache_extra_regs));
3a632cb2 3222
e9d7f7cd 3223 intel_pmu_lbr_init_hsw();
3a632cb2
AK		 3224
3225 x86_pmu.event_constraints = intel_hsw_event_constraints;
3044318f 3226 x86_pmu.pebs_constraints = intel_hsw_pebs_event_constraints;
36bbb2f2 3227 x86_pmu.extra_regs = intel_snbep_extra_regs;
3044318f 3228 x86_pmu.pebs_aliases = intel_pebs_aliases_snb;
3a632cb2 3229 /* all extra regs are per-cpu when HT is on */
9a5e3fb5
SE		 3230 x86_pmu.flags |= PMU_FL_HAS_RSP_1;
3231 x86_pmu.flags |= PMU_FL_NO_HT_SHARING;
3a632cb2
AK		 3232
3233 x86_pmu.hw_config = hsw_hw_config;
3234 x86_pmu.get_event_constraints = hsw_get_event_constraints;
f9134f36 3235 x86_pmu.cpu_events = hsw_events_attrs;
b7af41a1 3236 x86_pmu.lbr_double_abort = true;
3a632cb2
AK		 3237 pr_cont("Haswell events, ");
3238 break;
3239
91f1b705
AK		 3240 case 61: /* 14nm Broadwell Core-M */
3241 case 86: /* 14nm Broadwell Xeon D */
3242 x86_pmu.late_ack = true;
3243 memcpy(hw_cache_event_ids, hsw_hw_cache_event_ids, sizeof(hw_cache_event_ids));
3244 memcpy(hw_cache_extra_regs, hsw_hw_cache_extra_regs, sizeof(hw_cache_extra_regs));
3245
3246 /* L3_MISS_LOCAL_DRAM is BIT(26) in Broadwell */
3247 hw_cache_extra_regs[C(LL)][C(OP_READ)][C(RESULT_MISS)] = HSW_DEMAND_READ |
3248 BDW_L3_MISS|HSW_SNOOP_DRAM;
3249 hw_cache_extra_regs[C(LL)][C(OP_WRITE)][C(RESULT_MISS)] = HSW_DEMAND_WRITE|BDW_L3_MISS|
3250 HSW_SNOOP_DRAM;
3251 hw_cache_extra_regs[C(NODE)][C(OP_READ)][C(RESULT_ACCESS)] = HSW_DEMAND_READ|
3252 BDW_L3_MISS_LOCAL|HSW_SNOOP_DRAM;
3253 hw_cache_extra_regs[C(NODE)][C(OP_WRITE)][C(RESULT_ACCESS)] = HSW_DEMAND_WRITE|
3254 BDW_L3_MISS_LOCAL|HSW_SNOOP_DRAM;
3255
78d504bc 3256 intel_pmu_lbr_init_hsw();
91f1b705
AK		 3257
3258 x86_pmu.event_constraints = intel_bdw_event_constraints;
3259 x86_pmu.pebs_constraints = intel_hsw_pebs_event_constraints;
3260 x86_pmu.extra_regs = intel_snbep_extra_regs;
3261 x86_pmu.pebs_aliases = intel_pebs_aliases_snb;
3262 /* all extra regs are per-cpu when HT is on */
9a5e3fb5
SE		 3263 x86_pmu.flags |= PMU_FL_HAS_RSP_1;
3264 x86_pmu.flags |= PMU_FL_NO_HT_SHARING;
91f1b705
AK		 3265
3266 x86_pmu.hw_config = hsw_hw_config;
3267 x86_pmu.get_event_constraints = hsw_get_event_constraints;
3268 x86_pmu.cpu_events = hsw_events_attrs;
294fe0f5 3269 x86_pmu.limit_period = bdw_limit_period;
91f1b705
AK		 3270 pr_cont("Broadwell events, ");
3271 break;
3272
f22f54f4 3273 default:
0af3ac1f
AK		 3274 switch (x86_pmu.version) {
3275 case 1:
3276 x86_pmu.event_constraints = intel_v1_event_constraints;
3277 pr_cont("generic architected perfmon v1, ");
3278 break;
3279 default:
3280 /*
3281 * default constraints for v2 and up
3282 */
3283 x86_pmu.event_constraints = intel_gen_event_constraints;
3284 pr_cont("generic architected perfmon, ");
3285 break;
3286 }
f22f54f4 3287 }
ffb871bc 3288
a1eac7ac
RR		 3289 if (x86_pmu.num_counters > INTEL_PMC_MAX_GENERIC) {
3290 WARN(1, KERN_ERR "hw perf events %d > max(%d), clipping!",
3291 x86_pmu.num_counters, INTEL_PMC_MAX_GENERIC);
3292 x86_pmu.num_counters = INTEL_PMC_MAX_GENERIC;
3293 }
3294 x86_pmu.intel_ctrl = (1 << x86_pmu.num_counters) - 1;
3295
3296 if (x86_pmu.num_counters_fixed > INTEL_PMC_MAX_FIXED) {
3297 WARN(1, KERN_ERR "hw perf events fixed %d > max(%d), clipping!",
3298 x86_pmu.num_counters_fixed, INTEL_PMC_MAX_FIXED);
3299 x86_pmu.num_counters_fixed = INTEL_PMC_MAX_FIXED;
3300 }
3301
3302 x86_pmu.intel_ctrl |=
3303 ((1LL << x86_pmu.num_counters_fixed)-1) << INTEL_PMC_IDX_FIXED;
3304
3305 if (x86_pmu.event_constraints) {
3306 /*
3307 * event on fixed counter2 (REF_CYCLES) only works on this
3308 * counter, so do not extend mask to generic counters
3309 */
3310 for_each_event_constraint(c, x86_pmu.event_constraints) {
3a632cb2 3311 if (c->cmask != FIXED_EVENT_FLAGS
a1eac7ac
RR		 3312 || c->idxmsk64 == INTEL_PMC_MSK_FIXED_REF_CYCLES) {
3313 continue;
3314 }
3315
3316 c->idxmsk64 |= (1ULL << x86_pmu.num_counters) - 1;
3317 c->weight += x86_pmu.num_counters;
3318 }
3319 }
3320
338b522c
KL		 3321 /*
3322 * Access LBR MSR may cause #GP under certain circumstances.
3323 * E.g. KVM doesn't support LBR MSR
3324 * Check all LBT MSR here.
3325 * Disable LBR access if any LBR MSRs can not be accessed.
3326 */
3327 if (x86_pmu.lbr_nr && !check_msr(x86_pmu.lbr_tos, 0x3UL))
3328 x86_pmu.lbr_nr = 0;
3329 for (i = 0; i < x86_pmu.lbr_nr; i++) {
3330 if (!(check_msr(x86_pmu.lbr_from + i, 0xffffUL) &&
3331 check_msr(x86_pmu.lbr_to + i, 0xffffUL)))
3332 x86_pmu.lbr_nr = 0;
3333 }
3334
3335 /*
3336 * Access extra MSR may cause #GP under certain circumstances.
3337 * E.g. KVM doesn't support offcore event
3338 * Check all extra_regs here.
3339 */
3340 if (x86_pmu.extra_regs) {
3341 for (er = x86_pmu.extra_regs; er->msr; er++) {
3342 er->extra_msr_access = check_msr(er->msr, 0x1ffUL);
3343 /* Disable LBR select mapping */
3344 if ((er->idx == EXTRA_REG_LBR) && !er->extra_msr_access)
3345 x86_pmu.lbr_sel_map = NULL;
3346 }
3347 }
3348
069e0c3c
AK		 3349 /* Support full width counters using alternative MSR range */
3350 if (x86_pmu.intel_cap.full_width_write) {
3351 x86_pmu.max_period = x86_pmu.cntval_mask;
3352 x86_pmu.perfctr = MSR_IA32_PMC0;
3353 pr_cont("full-width counters, ");
3354 }
3355
f22f54f4
PZ		 3356 return 0;
3357}
b37609c3
SE		 3358
3359/*
3360 * HT bug: phase 2 init
3361 * Called once we have valid topology information to check
3362 * whether or not HT is enabled
3363 * If HT is off, then we disable the workaround
3364 */
3365static __init int fixup_ht_bug(void)
3366{
3367 int cpu = smp_processor_id();
3368 int w, c;
3369 /*
3370 * problem not present on this CPU model, nothing to do
3371 */
3372 if (!(x86_pmu.flags & PMU_FL_EXCL_ENABLED))
3373 return 0;
3374
3375 w = cpumask_weight(topology_thread_cpumask(cpu));
3376 if (w > 1) {
3377 pr_info("PMU erratum BJ122, BV98, HSD29 worked around, HT is on\n");
3378 return 0;
3379 }
3380
3381 watchdog_nmi_disable_all();
3382
3383 x86_pmu.flags &= ~(PMU_FL_EXCL_CNTRS | PMU_FL_EXCL_ENABLED);
3384
3385 x86_pmu.commit_scheduling = NULL;
3386 x86_pmu.start_scheduling = NULL;
3387 x86_pmu.stop_scheduling = NULL;
3388
3389 watchdog_nmi_enable_all();
3390
3391 get_online_cpus();
3392
3393 for_each_online_cpu(c) {
3394 free_excl_cntrs(c);
3395 }
3396
3397 put_online_cpus();
3398 pr_info("PMU erratum BJ122, BV98, HSD29 workaround disabled, HT off\n");
3399 return 0;
3400}
3401subsys_initcall(fixup_ht_bug)
Linux kernel - Deliverables
This page took 0.685354 seconds and 5 git commands to generate.