Commit | Line | Data |
---|---|---|
a4fc5ed6 KP |
1 | /* |
2 | * Copyright © 2008 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
21 | * IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Keith Packard <keithp@keithp.com> | |
25 | * | |
26 | */ | |
27 | ||
28 | #include <linux/i2c.h> | |
5a0e3ad6 | 29 | #include <linux/slab.h> |
2d1a8a48 | 30 | #include <linux/export.h> |
760285e7 DH |
31 | #include <drm/drmP.h> |
32 | #include <drm/drm_crtc.h> | |
33 | #include <drm/drm_crtc_helper.h> | |
34 | #include <drm/drm_edid.h> | |
a4fc5ed6 | 35 | #include "intel_drv.h" |
760285e7 | 36 | #include <drm/i915_drm.h> |
a4fc5ed6 | 37 | #include "i915_drv.h" |
a4fc5ed6 | 38 | |
a4fc5ed6 KP |
39 | #define DP_LINK_CHECK_TIMEOUT (10 * 1000) |
40 | ||
9dd4ffdf CML |
41 | struct dp_link_dpll { |
42 | int link_bw; | |
43 | struct dpll dpll; | |
44 | }; | |
45 | ||
46 | static const struct dp_link_dpll gen4_dpll[] = { | |
47 | { DP_LINK_BW_1_62, | |
48 | { .p1 = 2, .p2 = 10, .n = 2, .m1 = 23, .m2 = 8 } }, | |
49 | { DP_LINK_BW_2_7, | |
50 | { .p1 = 1, .p2 = 10, .n = 1, .m1 = 14, .m2 = 2 } } | |
51 | }; | |
52 | ||
53 | static const struct dp_link_dpll pch_dpll[] = { | |
54 | { DP_LINK_BW_1_62, | |
55 | { .p1 = 2, .p2 = 10, .n = 1, .m1 = 12, .m2 = 9 } }, | |
56 | { DP_LINK_BW_2_7, | |
57 | { .p1 = 1, .p2 = 10, .n = 2, .m1 = 14, .m2 = 8 } } | |
58 | }; | |
59 | ||
65ce4bf5 CML |
60 | static const struct dp_link_dpll vlv_dpll[] = { |
61 | { DP_LINK_BW_1_62, | |
58f6e632 | 62 | { .p1 = 3, .p2 = 2, .n = 5, .m1 = 3, .m2 = 81 } }, |
65ce4bf5 CML |
63 | { DP_LINK_BW_2_7, |
64 | { .p1 = 2, .p2 = 2, .n = 1, .m1 = 2, .m2 = 27 } } | |
65 | }; | |
66 | ||
ef9348c8 CML |
67 | /* |
68 | * CHV supports eDP 1.4 that have more link rates. | |
69 | * Below only provides the fixed rate but exclude variable rate. | |
70 | */ | |
71 | static const struct dp_link_dpll chv_dpll[] = { | |
72 | /* | |
73 | * CHV requires to program fractional division for m2. | |
74 | * m2 is stored in fixed point format using formula below | |
75 | * (m2_int << 22) | m2_fraction | |
76 | */ | |
77 | { DP_LINK_BW_1_62, /* m2_int = 32, m2_fraction = 1677722 */ | |
78 | { .p1 = 4, .p2 = 2, .n = 1, .m1 = 2, .m2 = 0x819999a } }, | |
79 | { DP_LINK_BW_2_7, /* m2_int = 27, m2_fraction = 0 */ | |
80 | { .p1 = 4, .p2 = 1, .n = 1, .m1 = 2, .m2 = 0x6c00000 } }, | |
81 | { DP_LINK_BW_5_4, /* m2_int = 27, m2_fraction = 0 */ | |
82 | { .p1 = 2, .p2 = 1, .n = 1, .m1 = 2, .m2 = 0x6c00000 } } | |
83 | }; | |
84 | ||
cfcb0fc9 JB |
85 | /** |
86 | * is_edp - is the given port attached to an eDP panel (either CPU or PCH) | |
87 | * @intel_dp: DP struct | |
88 | * | |
89 | * If a CPU or PCH DP output is attached to an eDP panel, this function | |
90 | * will return true, and false otherwise. | |
91 | */ | |
92 | static bool is_edp(struct intel_dp *intel_dp) | |
93 | { | |
da63a9f2 PZ |
94 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
95 | ||
96 | return intel_dig_port->base.type == INTEL_OUTPUT_EDP; | |
cfcb0fc9 JB |
97 | } |
98 | ||
68b4d824 | 99 | static struct drm_device *intel_dp_to_dev(struct intel_dp *intel_dp) |
cfcb0fc9 | 100 | { |
68b4d824 ID |
101 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
102 | ||
103 | return intel_dig_port->base.base.dev; | |
cfcb0fc9 JB |
104 | } |
105 | ||
df0e9248 CW |
106 | static struct intel_dp *intel_attached_dp(struct drm_connector *connector) |
107 | { | |
fa90ecef | 108 | return enc_to_intel_dp(&intel_attached_encoder(connector)->base); |
df0e9248 CW |
109 | } |
110 | ||
ea5b213a | 111 | static void intel_dp_link_down(struct intel_dp *intel_dp); |
adddaaf4 | 112 | static bool _edp_panel_vdd_on(struct intel_dp *intel_dp); |
4be73780 | 113 | static void edp_panel_vdd_off(struct intel_dp *intel_dp, bool sync); |
a4fc5ed6 | 114 | |
a4fc5ed6 | 115 | static int |
ea5b213a | 116 | intel_dp_max_link_bw(struct intel_dp *intel_dp) |
a4fc5ed6 | 117 | { |
7183dc29 | 118 | int max_link_bw = intel_dp->dpcd[DP_MAX_LINK_RATE]; |
06ea66b6 | 119 | struct drm_device *dev = intel_dp->attached_connector->base.dev; |
a4fc5ed6 KP |
120 | |
121 | switch (max_link_bw) { | |
122 | case DP_LINK_BW_1_62: | |
123 | case DP_LINK_BW_2_7: | |
124 | break; | |
d4eead50 | 125 | case DP_LINK_BW_5_4: /* 1.2 capable displays may advertise higher bw */ |
9bbfd20a PZ |
126 | if (((IS_HASWELL(dev) && !IS_HSW_ULX(dev)) || |
127 | INTEL_INFO(dev)->gen >= 8) && | |
06ea66b6 TP |
128 | intel_dp->dpcd[DP_DPCD_REV] >= 0x12) |
129 | max_link_bw = DP_LINK_BW_5_4; | |
130 | else | |
131 | max_link_bw = DP_LINK_BW_2_7; | |
d4eead50 | 132 | break; |
a4fc5ed6 | 133 | default: |
d4eead50 ID |
134 | WARN(1, "invalid max DP link bw val %x, using 1.62Gbps\n", |
135 | max_link_bw); | |
a4fc5ed6 KP |
136 | max_link_bw = DP_LINK_BW_1_62; |
137 | break; | |
138 | } | |
139 | return max_link_bw; | |
140 | } | |
141 | ||
eeb6324d PZ |
142 | static u8 intel_dp_max_lane_count(struct intel_dp *intel_dp) |
143 | { | |
144 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
145 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
146 | u8 source_max, sink_max; | |
147 | ||
148 | source_max = 4; | |
149 | if (HAS_DDI(dev) && intel_dig_port->port == PORT_A && | |
150 | (intel_dig_port->saved_port_bits & DDI_A_4_LANES) == 0) | |
151 | source_max = 2; | |
152 | ||
153 | sink_max = drm_dp_max_lane_count(intel_dp->dpcd); | |
154 | ||
155 | return min(source_max, sink_max); | |
156 | } | |
157 | ||
cd9dde44 AJ |
158 | /* |
159 | * The units on the numbers in the next two are... bizarre. Examples will | |
160 | * make it clearer; this one parallels an example in the eDP spec. | |
161 | * | |
162 | * intel_dp_max_data_rate for one lane of 2.7GHz evaluates as: | |
163 | * | |
164 | * 270000 * 1 * 8 / 10 == 216000 | |
165 | * | |
166 | * The actual data capacity of that configuration is 2.16Gbit/s, so the | |
167 | * units are decakilobits. ->clock in a drm_display_mode is in kilohertz - | |
168 | * or equivalently, kilopixels per second - so for 1680x1050R it'd be | |
169 | * 119000. At 18bpp that's 2142000 kilobits per second. | |
170 | * | |
171 | * Thus the strange-looking division by 10 in intel_dp_link_required, to | |
172 | * get the result in decakilobits instead of kilobits. | |
173 | */ | |
174 | ||
a4fc5ed6 | 175 | static int |
c898261c | 176 | intel_dp_link_required(int pixel_clock, int bpp) |
a4fc5ed6 | 177 | { |
cd9dde44 | 178 | return (pixel_clock * bpp + 9) / 10; |
a4fc5ed6 KP |
179 | } |
180 | ||
fe27d53e DA |
181 | static int |
182 | intel_dp_max_data_rate(int max_link_clock, int max_lanes) | |
183 | { | |
184 | return (max_link_clock * max_lanes * 8) / 10; | |
185 | } | |
186 | ||
c19de8eb | 187 | static enum drm_mode_status |
a4fc5ed6 KP |
188 | intel_dp_mode_valid(struct drm_connector *connector, |
189 | struct drm_display_mode *mode) | |
190 | { | |
df0e9248 | 191 | struct intel_dp *intel_dp = intel_attached_dp(connector); |
dd06f90e JN |
192 | struct intel_connector *intel_connector = to_intel_connector(connector); |
193 | struct drm_display_mode *fixed_mode = intel_connector->panel.fixed_mode; | |
36008365 DV |
194 | int target_clock = mode->clock; |
195 | int max_rate, mode_rate, max_lanes, max_link_clock; | |
a4fc5ed6 | 196 | |
dd06f90e JN |
197 | if (is_edp(intel_dp) && fixed_mode) { |
198 | if (mode->hdisplay > fixed_mode->hdisplay) | |
7de56f43 ZY |
199 | return MODE_PANEL; |
200 | ||
dd06f90e | 201 | if (mode->vdisplay > fixed_mode->vdisplay) |
7de56f43 | 202 | return MODE_PANEL; |
03afc4a2 DV |
203 | |
204 | target_clock = fixed_mode->clock; | |
7de56f43 ZY |
205 | } |
206 | ||
36008365 | 207 | max_link_clock = drm_dp_bw_code_to_link_rate(intel_dp_max_link_bw(intel_dp)); |
eeb6324d | 208 | max_lanes = intel_dp_max_lane_count(intel_dp); |
36008365 DV |
209 | |
210 | max_rate = intel_dp_max_data_rate(max_link_clock, max_lanes); | |
211 | mode_rate = intel_dp_link_required(target_clock, 18); | |
212 | ||
213 | if (mode_rate > max_rate) | |
c4867936 | 214 | return MODE_CLOCK_HIGH; |
a4fc5ed6 KP |
215 | |
216 | if (mode->clock < 10000) | |
217 | return MODE_CLOCK_LOW; | |
218 | ||
0af78a2b DV |
219 | if (mode->flags & DRM_MODE_FLAG_DBLCLK) |
220 | return MODE_H_ILLEGAL; | |
221 | ||
a4fc5ed6 KP |
222 | return MODE_OK; |
223 | } | |
224 | ||
225 | static uint32_t | |
226 | pack_aux(uint8_t *src, int src_bytes) | |
227 | { | |
228 | int i; | |
229 | uint32_t v = 0; | |
230 | ||
231 | if (src_bytes > 4) | |
232 | src_bytes = 4; | |
233 | for (i = 0; i < src_bytes; i++) | |
234 | v |= ((uint32_t) src[i]) << ((3-i) * 8); | |
235 | return v; | |
236 | } | |
237 | ||
238 | static void | |
239 | unpack_aux(uint32_t src, uint8_t *dst, int dst_bytes) | |
240 | { | |
241 | int i; | |
242 | if (dst_bytes > 4) | |
243 | dst_bytes = 4; | |
244 | for (i = 0; i < dst_bytes; i++) | |
245 | dst[i] = src >> ((3-i) * 8); | |
246 | } | |
247 | ||
fb0f8fbf KP |
248 | /* hrawclock is 1/4 the FSB frequency */ |
249 | static int | |
250 | intel_hrawclk(struct drm_device *dev) | |
251 | { | |
252 | struct drm_i915_private *dev_priv = dev->dev_private; | |
253 | uint32_t clkcfg; | |
254 | ||
9473c8f4 VP |
255 | /* There is no CLKCFG reg in Valleyview. VLV hrawclk is 200 MHz */ |
256 | if (IS_VALLEYVIEW(dev)) | |
257 | return 200; | |
258 | ||
fb0f8fbf KP |
259 | clkcfg = I915_READ(CLKCFG); |
260 | switch (clkcfg & CLKCFG_FSB_MASK) { | |
261 | case CLKCFG_FSB_400: | |
262 | return 100; | |
263 | case CLKCFG_FSB_533: | |
264 | return 133; | |
265 | case CLKCFG_FSB_667: | |
266 | return 166; | |
267 | case CLKCFG_FSB_800: | |
268 | return 200; | |
269 | case CLKCFG_FSB_1067: | |
270 | return 266; | |
271 | case CLKCFG_FSB_1333: | |
272 | return 333; | |
273 | /* these two are just a guess; one of them might be right */ | |
274 | case CLKCFG_FSB_1600: | |
275 | case CLKCFG_FSB_1600_ALT: | |
276 | return 400; | |
277 | default: | |
278 | return 133; | |
279 | } | |
280 | } | |
281 | ||
bf13e81b JN |
282 | static void |
283 | intel_dp_init_panel_power_sequencer(struct drm_device *dev, | |
284 | struct intel_dp *intel_dp, | |
285 | struct edp_power_seq *out); | |
286 | static void | |
287 | intel_dp_init_panel_power_sequencer_registers(struct drm_device *dev, | |
288 | struct intel_dp *intel_dp, | |
289 | struct edp_power_seq *out); | |
290 | ||
291 | static enum pipe | |
292 | vlv_power_sequencer_pipe(struct intel_dp *intel_dp) | |
293 | { | |
294 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
295 | struct drm_crtc *crtc = intel_dig_port->base.base.crtc; | |
296 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
297 | struct drm_i915_private *dev_priv = dev->dev_private; | |
298 | enum port port = intel_dig_port->port; | |
299 | enum pipe pipe; | |
300 | ||
301 | /* modeset should have pipe */ | |
302 | if (crtc) | |
303 | return to_intel_crtc(crtc)->pipe; | |
304 | ||
305 | /* init time, try to find a pipe with this port selected */ | |
306 | for (pipe = PIPE_A; pipe <= PIPE_B; pipe++) { | |
307 | u32 port_sel = I915_READ(VLV_PIPE_PP_ON_DELAYS(pipe)) & | |
308 | PANEL_PORT_SELECT_MASK; | |
309 | if (port_sel == PANEL_PORT_SELECT_DPB_VLV && port == PORT_B) | |
310 | return pipe; | |
311 | if (port_sel == PANEL_PORT_SELECT_DPC_VLV && port == PORT_C) | |
312 | return pipe; | |
313 | } | |
314 | ||
315 | /* shrug */ | |
316 | return PIPE_A; | |
317 | } | |
318 | ||
319 | static u32 _pp_ctrl_reg(struct intel_dp *intel_dp) | |
320 | { | |
321 | struct drm_device *dev = intel_dp_to_dev(intel_dp); | |
322 | ||
323 | if (HAS_PCH_SPLIT(dev)) | |
324 | return PCH_PP_CONTROL; | |
325 | else | |
326 | return VLV_PIPE_PP_CONTROL(vlv_power_sequencer_pipe(intel_dp)); | |
327 | } | |
328 | ||
329 | static u32 _pp_stat_reg(struct intel_dp *intel_dp) | |
330 | { | |
331 | struct drm_device *dev = intel_dp_to_dev(intel_dp); | |
332 | ||
333 | if (HAS_PCH_SPLIT(dev)) | |
334 | return PCH_PP_STATUS; | |
335 | else | |
336 | return VLV_PIPE_PP_STATUS(vlv_power_sequencer_pipe(intel_dp)); | |
337 | } | |
338 | ||
4be73780 | 339 | static bool edp_have_panel_power(struct intel_dp *intel_dp) |
ebf33b18 | 340 | { |
30add22d | 341 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
ebf33b18 KP |
342 | struct drm_i915_private *dev_priv = dev->dev_private; |
343 | ||
bf13e81b | 344 | return (I915_READ(_pp_stat_reg(intel_dp)) & PP_ON) != 0; |
ebf33b18 KP |
345 | } |
346 | ||
4be73780 | 347 | static bool edp_have_panel_vdd(struct intel_dp *intel_dp) |
ebf33b18 | 348 | { |
30add22d | 349 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
ebf33b18 | 350 | struct drm_i915_private *dev_priv = dev->dev_private; |
bb4932c4 ID |
351 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
352 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
353 | enum intel_display_power_domain power_domain; | |
ebf33b18 | 354 | |
bb4932c4 ID |
355 | power_domain = intel_display_port_power_domain(intel_encoder); |
356 | return intel_display_power_enabled(dev_priv, power_domain) && | |
efbc20ab | 357 | (I915_READ(_pp_ctrl_reg(intel_dp)) & EDP_FORCE_VDD) != 0; |
ebf33b18 KP |
358 | } |
359 | ||
9b984dae KP |
360 | static void |
361 | intel_dp_check_edp(struct intel_dp *intel_dp) | |
362 | { | |
30add22d | 363 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
9b984dae | 364 | struct drm_i915_private *dev_priv = dev->dev_private; |
ebf33b18 | 365 | |
9b984dae KP |
366 | if (!is_edp(intel_dp)) |
367 | return; | |
453c5420 | 368 | |
4be73780 | 369 | if (!edp_have_panel_power(intel_dp) && !edp_have_panel_vdd(intel_dp)) { |
9b984dae KP |
370 | WARN(1, "eDP powered off while attempting aux channel communication.\n"); |
371 | DRM_DEBUG_KMS("Status 0x%08x Control 0x%08x\n", | |
bf13e81b JN |
372 | I915_READ(_pp_stat_reg(intel_dp)), |
373 | I915_READ(_pp_ctrl_reg(intel_dp))); | |
9b984dae KP |
374 | } |
375 | } | |
376 | ||
9ee32fea DV |
377 | static uint32_t |
378 | intel_dp_aux_wait_done(struct intel_dp *intel_dp, bool has_aux_irq) | |
379 | { | |
380 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
381 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
382 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9ed35ab1 | 383 | uint32_t ch_ctl = intel_dp->aux_ch_ctl_reg; |
9ee32fea DV |
384 | uint32_t status; |
385 | bool done; | |
386 | ||
ef04f00d | 387 | #define C (((status = I915_READ_NOTRACE(ch_ctl)) & DP_AUX_CH_CTL_SEND_BUSY) == 0) |
9ee32fea | 388 | if (has_aux_irq) |
b18ac466 | 389 | done = wait_event_timeout(dev_priv->gmbus_wait_queue, C, |
3598706b | 390 | msecs_to_jiffies_timeout(10)); |
9ee32fea DV |
391 | else |
392 | done = wait_for_atomic(C, 10) == 0; | |
393 | if (!done) | |
394 | DRM_ERROR("dp aux hw did not signal timeout (has irq: %i)!\n", | |
395 | has_aux_irq); | |
396 | #undef C | |
397 | ||
398 | return status; | |
399 | } | |
400 | ||
ec5b01dd | 401 | static uint32_t i9xx_get_aux_clock_divider(struct intel_dp *intel_dp, int index) |
a4fc5ed6 | 402 | { |
174edf1f PZ |
403 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
404 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
9ee32fea | 405 | |
ec5b01dd DL |
406 | /* |
407 | * The clock divider is based off the hrawclk, and would like to run at | |
408 | * 2MHz. So, take the hrawclk value and divide by 2 and use that | |
a4fc5ed6 | 409 | */ |
ec5b01dd DL |
410 | return index ? 0 : intel_hrawclk(dev) / 2; |
411 | } | |
412 | ||
413 | static uint32_t ilk_get_aux_clock_divider(struct intel_dp *intel_dp, int index) | |
414 | { | |
415 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
416 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
417 | ||
418 | if (index) | |
419 | return 0; | |
420 | ||
421 | if (intel_dig_port->port == PORT_A) { | |
422 | if (IS_GEN6(dev) || IS_GEN7(dev)) | |
b84a1cf8 | 423 | return 200; /* SNB & IVB eDP input clock at 400Mhz */ |
e3421a18 | 424 | else |
b84a1cf8 | 425 | return 225; /* eDP input clock at 450Mhz */ |
ec5b01dd DL |
426 | } else { |
427 | return DIV_ROUND_UP(intel_pch_rawclk(dev), 2); | |
428 | } | |
429 | } | |
430 | ||
431 | static uint32_t hsw_get_aux_clock_divider(struct intel_dp *intel_dp, int index) | |
432 | { | |
433 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
434 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
435 | struct drm_i915_private *dev_priv = dev->dev_private; | |
436 | ||
437 | if (intel_dig_port->port == PORT_A) { | |
438 | if (index) | |
439 | return 0; | |
440 | return DIV_ROUND_CLOSEST(intel_ddi_get_cdclk_freq(dev_priv), 2000); | |
2c55c336 JN |
441 | } else if (dev_priv->pch_id == INTEL_PCH_LPT_DEVICE_ID_TYPE) { |
442 | /* Workaround for non-ULT HSW */ | |
bc86625a CW |
443 | switch (index) { |
444 | case 0: return 63; | |
445 | case 1: return 72; | |
446 | default: return 0; | |
447 | } | |
ec5b01dd | 448 | } else { |
bc86625a | 449 | return index ? 0 : DIV_ROUND_UP(intel_pch_rawclk(dev), 2); |
2c55c336 | 450 | } |
b84a1cf8 RV |
451 | } |
452 | ||
ec5b01dd DL |
453 | static uint32_t vlv_get_aux_clock_divider(struct intel_dp *intel_dp, int index) |
454 | { | |
455 | return index ? 0 : 100; | |
456 | } | |
457 | ||
5ed12a19 DL |
458 | static uint32_t i9xx_get_aux_send_ctl(struct intel_dp *intel_dp, |
459 | bool has_aux_irq, | |
460 | int send_bytes, | |
461 | uint32_t aux_clock_divider) | |
462 | { | |
463 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
464 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
465 | uint32_t precharge, timeout; | |
466 | ||
467 | if (IS_GEN6(dev)) | |
468 | precharge = 3; | |
469 | else | |
470 | precharge = 5; | |
471 | ||
472 | if (IS_BROADWELL(dev) && intel_dp->aux_ch_ctl_reg == DPA_AUX_CH_CTL) | |
473 | timeout = DP_AUX_CH_CTL_TIME_OUT_600us; | |
474 | else | |
475 | timeout = DP_AUX_CH_CTL_TIME_OUT_400us; | |
476 | ||
477 | return DP_AUX_CH_CTL_SEND_BUSY | | |
788d4433 | 478 | DP_AUX_CH_CTL_DONE | |
5ed12a19 | 479 | (has_aux_irq ? DP_AUX_CH_CTL_INTERRUPT : 0) | |
788d4433 | 480 | DP_AUX_CH_CTL_TIME_OUT_ERROR | |
5ed12a19 | 481 | timeout | |
788d4433 | 482 | DP_AUX_CH_CTL_RECEIVE_ERROR | |
5ed12a19 DL |
483 | (send_bytes << DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT) | |
484 | (precharge << DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT) | | |
788d4433 | 485 | (aux_clock_divider << DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT); |
5ed12a19 DL |
486 | } |
487 | ||
b84a1cf8 RV |
488 | static int |
489 | intel_dp_aux_ch(struct intel_dp *intel_dp, | |
490 | uint8_t *send, int send_bytes, | |
491 | uint8_t *recv, int recv_size) | |
492 | { | |
493 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
494 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
495 | struct drm_i915_private *dev_priv = dev->dev_private; | |
496 | uint32_t ch_ctl = intel_dp->aux_ch_ctl_reg; | |
497 | uint32_t ch_data = ch_ctl + 4; | |
bc86625a | 498 | uint32_t aux_clock_divider; |
b84a1cf8 RV |
499 | int i, ret, recv_bytes; |
500 | uint32_t status; | |
5ed12a19 | 501 | int try, clock = 0; |
4e6b788c | 502 | bool has_aux_irq = HAS_AUX_IRQ(dev); |
884f19e9 JN |
503 | bool vdd; |
504 | ||
505 | vdd = _edp_panel_vdd_on(intel_dp); | |
b84a1cf8 RV |
506 | |
507 | /* dp aux is extremely sensitive to irq latency, hence request the | |
508 | * lowest possible wakeup latency and so prevent the cpu from going into | |
509 | * deep sleep states. | |
510 | */ | |
511 | pm_qos_update_request(&dev_priv->pm_qos, 0); | |
512 | ||
513 | intel_dp_check_edp(intel_dp); | |
5eb08b69 | 514 | |
c67a470b PZ |
515 | intel_aux_display_runtime_get(dev_priv); |
516 | ||
11bee43e JB |
517 | /* Try to wait for any previous AUX channel activity */ |
518 | for (try = 0; try < 3; try++) { | |
ef04f00d | 519 | status = I915_READ_NOTRACE(ch_ctl); |
11bee43e JB |
520 | if ((status & DP_AUX_CH_CTL_SEND_BUSY) == 0) |
521 | break; | |
522 | msleep(1); | |
523 | } | |
524 | ||
525 | if (try == 3) { | |
526 | WARN(1, "dp_aux_ch not started status 0x%08x\n", | |
527 | I915_READ(ch_ctl)); | |
9ee32fea DV |
528 | ret = -EBUSY; |
529 | goto out; | |
4f7f7b7e CW |
530 | } |
531 | ||
46a5ae9f PZ |
532 | /* Only 5 data registers! */ |
533 | if (WARN_ON(send_bytes > 20 || recv_size > 20)) { | |
534 | ret = -E2BIG; | |
535 | goto out; | |
536 | } | |
537 | ||
ec5b01dd | 538 | while ((aux_clock_divider = intel_dp->get_aux_clock_divider(intel_dp, clock++))) { |
153b1100 DL |
539 | u32 send_ctl = intel_dp->get_aux_send_ctl(intel_dp, |
540 | has_aux_irq, | |
541 | send_bytes, | |
542 | aux_clock_divider); | |
5ed12a19 | 543 | |
bc86625a CW |
544 | /* Must try at least 3 times according to DP spec */ |
545 | for (try = 0; try < 5; try++) { | |
546 | /* Load the send data into the aux channel data registers */ | |
547 | for (i = 0; i < send_bytes; i += 4) | |
548 | I915_WRITE(ch_data + i, | |
549 | pack_aux(send + i, send_bytes - i)); | |
550 | ||
551 | /* Send the command and wait for it to complete */ | |
5ed12a19 | 552 | I915_WRITE(ch_ctl, send_ctl); |
bc86625a CW |
553 | |
554 | status = intel_dp_aux_wait_done(intel_dp, has_aux_irq); | |
555 | ||
556 | /* Clear done status and any errors */ | |
557 | I915_WRITE(ch_ctl, | |
558 | status | | |
559 | DP_AUX_CH_CTL_DONE | | |
560 | DP_AUX_CH_CTL_TIME_OUT_ERROR | | |
561 | DP_AUX_CH_CTL_RECEIVE_ERROR); | |
562 | ||
563 | if (status & (DP_AUX_CH_CTL_TIME_OUT_ERROR | | |
564 | DP_AUX_CH_CTL_RECEIVE_ERROR)) | |
565 | continue; | |
566 | if (status & DP_AUX_CH_CTL_DONE) | |
567 | break; | |
568 | } | |
4f7f7b7e | 569 | if (status & DP_AUX_CH_CTL_DONE) |
a4fc5ed6 KP |
570 | break; |
571 | } | |
572 | ||
a4fc5ed6 | 573 | if ((status & DP_AUX_CH_CTL_DONE) == 0) { |
1ae8c0a5 | 574 | DRM_ERROR("dp_aux_ch not done status 0x%08x\n", status); |
9ee32fea DV |
575 | ret = -EBUSY; |
576 | goto out; | |
a4fc5ed6 KP |
577 | } |
578 | ||
579 | /* Check for timeout or receive error. | |
580 | * Timeouts occur when the sink is not connected | |
581 | */ | |
a5b3da54 | 582 | if (status & DP_AUX_CH_CTL_RECEIVE_ERROR) { |
1ae8c0a5 | 583 | DRM_ERROR("dp_aux_ch receive error status 0x%08x\n", status); |
9ee32fea DV |
584 | ret = -EIO; |
585 | goto out; | |
a5b3da54 | 586 | } |
1ae8c0a5 KP |
587 | |
588 | /* Timeouts occur when the device isn't connected, so they're | |
589 | * "normal" -- don't fill the kernel log with these */ | |
a5b3da54 | 590 | if (status & DP_AUX_CH_CTL_TIME_OUT_ERROR) { |
28c97730 | 591 | DRM_DEBUG_KMS("dp_aux_ch timeout status 0x%08x\n", status); |
9ee32fea DV |
592 | ret = -ETIMEDOUT; |
593 | goto out; | |
a4fc5ed6 KP |
594 | } |
595 | ||
596 | /* Unload any bytes sent back from the other side */ | |
597 | recv_bytes = ((status & DP_AUX_CH_CTL_MESSAGE_SIZE_MASK) >> | |
598 | DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT); | |
a4fc5ed6 KP |
599 | if (recv_bytes > recv_size) |
600 | recv_bytes = recv_size; | |
0206e353 | 601 | |
4f7f7b7e CW |
602 | for (i = 0; i < recv_bytes; i += 4) |
603 | unpack_aux(I915_READ(ch_data + i), | |
604 | recv + i, recv_bytes - i); | |
a4fc5ed6 | 605 | |
9ee32fea DV |
606 | ret = recv_bytes; |
607 | out: | |
608 | pm_qos_update_request(&dev_priv->pm_qos, PM_QOS_DEFAULT_VALUE); | |
c67a470b | 609 | intel_aux_display_runtime_put(dev_priv); |
9ee32fea | 610 | |
884f19e9 JN |
611 | if (vdd) |
612 | edp_panel_vdd_off(intel_dp, false); | |
613 | ||
9ee32fea | 614 | return ret; |
a4fc5ed6 KP |
615 | } |
616 | ||
a6c8aff0 JN |
617 | #define BARE_ADDRESS_SIZE 3 |
618 | #define HEADER_SIZE (BARE_ADDRESS_SIZE + 1) | |
9d1a1031 JN |
619 | static ssize_t |
620 | intel_dp_aux_transfer(struct drm_dp_aux *aux, struct drm_dp_aux_msg *msg) | |
a4fc5ed6 | 621 | { |
9d1a1031 JN |
622 | struct intel_dp *intel_dp = container_of(aux, struct intel_dp, aux); |
623 | uint8_t txbuf[20], rxbuf[20]; | |
624 | size_t txsize, rxsize; | |
a4fc5ed6 | 625 | int ret; |
a4fc5ed6 | 626 | |
9d1a1031 JN |
627 | txbuf[0] = msg->request << 4; |
628 | txbuf[1] = msg->address >> 8; | |
629 | txbuf[2] = msg->address & 0xff; | |
630 | txbuf[3] = msg->size - 1; | |
46a5ae9f | 631 | |
9d1a1031 JN |
632 | switch (msg->request & ~DP_AUX_I2C_MOT) { |
633 | case DP_AUX_NATIVE_WRITE: | |
634 | case DP_AUX_I2C_WRITE: | |
a6c8aff0 | 635 | txsize = msg->size ? HEADER_SIZE + msg->size : BARE_ADDRESS_SIZE; |
9d1a1031 | 636 | rxsize = 1; |
f51a44b9 | 637 | |
9d1a1031 JN |
638 | if (WARN_ON(txsize > 20)) |
639 | return -E2BIG; | |
a4fc5ed6 | 640 | |
9d1a1031 | 641 | memcpy(txbuf + HEADER_SIZE, msg->buffer, msg->size); |
a4fc5ed6 | 642 | |
9d1a1031 JN |
643 | ret = intel_dp_aux_ch(intel_dp, txbuf, txsize, rxbuf, rxsize); |
644 | if (ret > 0) { | |
645 | msg->reply = rxbuf[0] >> 4; | |
a4fc5ed6 | 646 | |
9d1a1031 JN |
647 | /* Return payload size. */ |
648 | ret = msg->size; | |
649 | } | |
650 | break; | |
46a5ae9f | 651 | |
9d1a1031 JN |
652 | case DP_AUX_NATIVE_READ: |
653 | case DP_AUX_I2C_READ: | |
a6c8aff0 | 654 | txsize = msg->size ? HEADER_SIZE : BARE_ADDRESS_SIZE; |
9d1a1031 | 655 | rxsize = msg->size + 1; |
a4fc5ed6 | 656 | |
9d1a1031 JN |
657 | if (WARN_ON(rxsize > 20)) |
658 | return -E2BIG; | |
a4fc5ed6 | 659 | |
9d1a1031 JN |
660 | ret = intel_dp_aux_ch(intel_dp, txbuf, txsize, rxbuf, rxsize); |
661 | if (ret > 0) { | |
662 | msg->reply = rxbuf[0] >> 4; | |
663 | /* | |
664 | * Assume happy day, and copy the data. The caller is | |
665 | * expected to check msg->reply before touching it. | |
666 | * | |
667 | * Return payload size. | |
668 | */ | |
669 | ret--; | |
670 | memcpy(msg->buffer, rxbuf + 1, ret); | |
a4fc5ed6 | 671 | } |
9d1a1031 JN |
672 | break; |
673 | ||
674 | default: | |
675 | ret = -EINVAL; | |
676 | break; | |
a4fc5ed6 | 677 | } |
f51a44b9 | 678 | |
9d1a1031 | 679 | return ret; |
a4fc5ed6 KP |
680 | } |
681 | ||
9d1a1031 JN |
682 | static void |
683 | intel_dp_aux_init(struct intel_dp *intel_dp, struct intel_connector *connector) | |
684 | { | |
685 | struct drm_device *dev = intel_dp_to_dev(intel_dp); | |
33ad6626 JN |
686 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
687 | enum port port = intel_dig_port->port; | |
0b99836f | 688 | const char *name = NULL; |
ab2c0672 DA |
689 | int ret; |
690 | ||
33ad6626 JN |
691 | switch (port) { |
692 | case PORT_A: | |
693 | intel_dp->aux_ch_ctl_reg = DPA_AUX_CH_CTL; | |
0b99836f | 694 | name = "DPDDC-A"; |
ab2c0672 | 695 | break; |
33ad6626 JN |
696 | case PORT_B: |
697 | intel_dp->aux_ch_ctl_reg = PCH_DPB_AUX_CH_CTL; | |
0b99836f | 698 | name = "DPDDC-B"; |
ab2c0672 | 699 | break; |
33ad6626 JN |
700 | case PORT_C: |
701 | intel_dp->aux_ch_ctl_reg = PCH_DPC_AUX_CH_CTL; | |
0b99836f | 702 | name = "DPDDC-C"; |
ab2c0672 | 703 | break; |
33ad6626 JN |
704 | case PORT_D: |
705 | intel_dp->aux_ch_ctl_reg = PCH_DPD_AUX_CH_CTL; | |
0b99836f | 706 | name = "DPDDC-D"; |
33ad6626 JN |
707 | break; |
708 | default: | |
709 | BUG(); | |
ab2c0672 DA |
710 | } |
711 | ||
33ad6626 JN |
712 | if (!HAS_DDI(dev)) |
713 | intel_dp->aux_ch_ctl_reg = intel_dp->output_reg + 0x10; | |
8316f337 | 714 | |
0b99836f | 715 | intel_dp->aux.name = name; |
9d1a1031 JN |
716 | intel_dp->aux.dev = dev->dev; |
717 | intel_dp->aux.transfer = intel_dp_aux_transfer; | |
8316f337 | 718 | |
0b99836f JN |
719 | DRM_DEBUG_KMS("registering %s bus for %s\n", name, |
720 | connector->base.kdev->kobj.name); | |
8316f337 | 721 | |
4f71d0cb | 722 | ret = drm_dp_aux_register(&intel_dp->aux); |
0b99836f | 723 | if (ret < 0) { |
4f71d0cb | 724 | DRM_ERROR("drm_dp_aux_register() for %s failed (%d)\n", |
0b99836f JN |
725 | name, ret); |
726 | return; | |
ab2c0672 | 727 | } |
8a5e6aeb | 728 | |
0b99836f JN |
729 | ret = sysfs_create_link(&connector->base.kdev->kobj, |
730 | &intel_dp->aux.ddc.dev.kobj, | |
731 | intel_dp->aux.ddc.dev.kobj.name); | |
732 | if (ret < 0) { | |
733 | DRM_ERROR("sysfs_create_link() for %s failed (%d)\n", name, ret); | |
4f71d0cb | 734 | drm_dp_aux_unregister(&intel_dp->aux); |
ab2c0672 | 735 | } |
a4fc5ed6 KP |
736 | } |
737 | ||
80f65de3 ID |
738 | static void |
739 | intel_dp_connector_unregister(struct intel_connector *intel_connector) | |
740 | { | |
741 | struct intel_dp *intel_dp = intel_attached_dp(&intel_connector->base); | |
742 | ||
743 | sysfs_remove_link(&intel_connector->base.kdev->kobj, | |
0b99836f | 744 | intel_dp->aux.ddc.dev.kobj.name); |
80f65de3 ID |
745 | intel_connector_unregister(intel_connector); |
746 | } | |
747 | ||
c6bb3538 DV |
748 | static void |
749 | intel_dp_set_clock(struct intel_encoder *encoder, | |
750 | struct intel_crtc_config *pipe_config, int link_bw) | |
751 | { | |
752 | struct drm_device *dev = encoder->base.dev; | |
9dd4ffdf CML |
753 | const struct dp_link_dpll *divisor = NULL; |
754 | int i, count = 0; | |
c6bb3538 DV |
755 | |
756 | if (IS_G4X(dev)) { | |
9dd4ffdf CML |
757 | divisor = gen4_dpll; |
758 | count = ARRAY_SIZE(gen4_dpll); | |
c6bb3538 DV |
759 | } else if (IS_HASWELL(dev)) { |
760 | /* Haswell has special-purpose DP DDI clocks. */ | |
761 | } else if (HAS_PCH_SPLIT(dev)) { | |
9dd4ffdf CML |
762 | divisor = pch_dpll; |
763 | count = ARRAY_SIZE(pch_dpll); | |
ef9348c8 CML |
764 | } else if (IS_CHERRYVIEW(dev)) { |
765 | divisor = chv_dpll; | |
766 | count = ARRAY_SIZE(chv_dpll); | |
c6bb3538 | 767 | } else if (IS_VALLEYVIEW(dev)) { |
65ce4bf5 CML |
768 | divisor = vlv_dpll; |
769 | count = ARRAY_SIZE(vlv_dpll); | |
c6bb3538 | 770 | } |
9dd4ffdf CML |
771 | |
772 | if (divisor && count) { | |
773 | for (i = 0; i < count; i++) { | |
774 | if (link_bw == divisor[i].link_bw) { | |
775 | pipe_config->dpll = divisor[i].dpll; | |
776 | pipe_config->clock_set = true; | |
777 | break; | |
778 | } | |
779 | } | |
c6bb3538 DV |
780 | } |
781 | } | |
782 | ||
439d7ac0 PB |
783 | static void |
784 | intel_dp_set_m2_n2(struct intel_crtc *crtc, struct intel_link_m_n *m_n) | |
785 | { | |
786 | struct drm_device *dev = crtc->base.dev; | |
787 | struct drm_i915_private *dev_priv = dev->dev_private; | |
788 | enum transcoder transcoder = crtc->config.cpu_transcoder; | |
789 | ||
790 | I915_WRITE(PIPE_DATA_M2(transcoder), | |
791 | TU_SIZE(m_n->tu) | m_n->gmch_m); | |
792 | I915_WRITE(PIPE_DATA_N2(transcoder), m_n->gmch_n); | |
793 | I915_WRITE(PIPE_LINK_M2(transcoder), m_n->link_m); | |
794 | I915_WRITE(PIPE_LINK_N2(transcoder), m_n->link_n); | |
795 | } | |
796 | ||
00c09d70 | 797 | bool |
5bfe2ac0 DV |
798 | intel_dp_compute_config(struct intel_encoder *encoder, |
799 | struct intel_crtc_config *pipe_config) | |
a4fc5ed6 | 800 | { |
5bfe2ac0 | 801 | struct drm_device *dev = encoder->base.dev; |
36008365 | 802 | struct drm_i915_private *dev_priv = dev->dev_private; |
5bfe2ac0 | 803 | struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode; |
5bfe2ac0 | 804 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
bc7d38a4 | 805 | enum port port = dp_to_dig_port(intel_dp)->port; |
2dd24552 | 806 | struct intel_crtc *intel_crtc = encoder->new_crtc; |
dd06f90e | 807 | struct intel_connector *intel_connector = intel_dp->attached_connector; |
a4fc5ed6 | 808 | int lane_count, clock; |
56071a20 | 809 | int min_lane_count = 1; |
eeb6324d | 810 | int max_lane_count = intel_dp_max_lane_count(intel_dp); |
06ea66b6 | 811 | /* Conveniently, the link BW constants become indices with a shift...*/ |
56071a20 | 812 | int min_clock = 0; |
06ea66b6 | 813 | int max_clock = intel_dp_max_link_bw(intel_dp) >> 3; |
083f9560 | 814 | int bpp, mode_rate; |
06ea66b6 | 815 | static int bws[] = { DP_LINK_BW_1_62, DP_LINK_BW_2_7, DP_LINK_BW_5_4 }; |
ff9a6750 | 816 | int link_avail, link_clock; |
a4fc5ed6 | 817 | |
bc7d38a4 | 818 | if (HAS_PCH_SPLIT(dev) && !HAS_DDI(dev) && port != PORT_A) |
5bfe2ac0 DV |
819 | pipe_config->has_pch_encoder = true; |
820 | ||
03afc4a2 | 821 | pipe_config->has_dp_encoder = true; |
9ed109a7 | 822 | pipe_config->has_audio = intel_dp->has_audio; |
a4fc5ed6 | 823 | |
dd06f90e JN |
824 | if (is_edp(intel_dp) && intel_connector->panel.fixed_mode) { |
825 | intel_fixed_panel_mode(intel_connector->panel.fixed_mode, | |
826 | adjusted_mode); | |
2dd24552 JB |
827 | if (!HAS_PCH_SPLIT(dev)) |
828 | intel_gmch_panel_fitting(intel_crtc, pipe_config, | |
829 | intel_connector->panel.fitting_mode); | |
830 | else | |
b074cec8 JB |
831 | intel_pch_panel_fitting(intel_crtc, pipe_config, |
832 | intel_connector->panel.fitting_mode); | |
0d3a1bee ZY |
833 | } |
834 | ||
cb1793ce | 835 | if (adjusted_mode->flags & DRM_MODE_FLAG_DBLCLK) |
0af78a2b DV |
836 | return false; |
837 | ||
083f9560 DV |
838 | DRM_DEBUG_KMS("DP link computation with max lane count %i " |
839 | "max bw %02x pixel clock %iKHz\n", | |
241bfc38 DL |
840 | max_lane_count, bws[max_clock], |
841 | adjusted_mode->crtc_clock); | |
083f9560 | 842 | |
36008365 DV |
843 | /* Walk through all bpp values. Luckily they're all nicely spaced with 2 |
844 | * bpc in between. */ | |
3e7ca985 | 845 | bpp = pipe_config->pipe_bpp; |
56071a20 JN |
846 | if (is_edp(intel_dp)) { |
847 | if (dev_priv->vbt.edp_bpp && dev_priv->vbt.edp_bpp < bpp) { | |
848 | DRM_DEBUG_KMS("clamping bpp for eDP panel to BIOS-provided %i\n", | |
849 | dev_priv->vbt.edp_bpp); | |
850 | bpp = dev_priv->vbt.edp_bpp; | |
851 | } | |
852 | ||
f4cdbc21 JN |
853 | if (IS_BROADWELL(dev)) { |
854 | /* Yes, it's an ugly hack. */ | |
855 | min_lane_count = max_lane_count; | |
856 | DRM_DEBUG_KMS("forcing lane count to max (%u) on BDW\n", | |
857 | min_lane_count); | |
858 | } else if (dev_priv->vbt.edp_lanes) { | |
56071a20 JN |
859 | min_lane_count = min(dev_priv->vbt.edp_lanes, |
860 | max_lane_count); | |
861 | DRM_DEBUG_KMS("using min %u lanes per VBT\n", | |
862 | min_lane_count); | |
863 | } | |
864 | ||
865 | if (dev_priv->vbt.edp_rate) { | |
866 | min_clock = min(dev_priv->vbt.edp_rate >> 3, max_clock); | |
867 | DRM_DEBUG_KMS("using min %02x link bw per VBT\n", | |
868 | bws[min_clock]); | |
869 | } | |
7984211e | 870 | } |
657445fe | 871 | |
36008365 | 872 | for (; bpp >= 6*3; bpp -= 2*3) { |
241bfc38 DL |
873 | mode_rate = intel_dp_link_required(adjusted_mode->crtc_clock, |
874 | bpp); | |
36008365 | 875 | |
56071a20 JN |
876 | for (lane_count = min_lane_count; lane_count <= max_lane_count; lane_count <<= 1) { |
877 | for (clock = min_clock; clock <= max_clock; clock++) { | |
36008365 DV |
878 | link_clock = drm_dp_bw_code_to_link_rate(bws[clock]); |
879 | link_avail = intel_dp_max_data_rate(link_clock, | |
880 | lane_count); | |
881 | ||
882 | if (mode_rate <= link_avail) { | |
883 | goto found; | |
884 | } | |
885 | } | |
886 | } | |
887 | } | |
c4867936 | 888 | |
36008365 | 889 | return false; |
3685a8f3 | 890 | |
36008365 | 891 | found: |
55bc60db VS |
892 | if (intel_dp->color_range_auto) { |
893 | /* | |
894 | * See: | |
895 | * CEA-861-E - 5.1 Default Encoding Parameters | |
896 | * VESA DisplayPort Ver.1.2a - 5.1.1.1 Video Colorimetry | |
897 | */ | |
18316c8c | 898 | if (bpp != 18 && drm_match_cea_mode(adjusted_mode) > 1) |
55bc60db VS |
899 | intel_dp->color_range = DP_COLOR_RANGE_16_235; |
900 | else | |
901 | intel_dp->color_range = 0; | |
902 | } | |
903 | ||
3685a8f3 | 904 | if (intel_dp->color_range) |
50f3b016 | 905 | pipe_config->limited_color_range = true; |
a4fc5ed6 | 906 | |
36008365 DV |
907 | intel_dp->link_bw = bws[clock]; |
908 | intel_dp->lane_count = lane_count; | |
657445fe | 909 | pipe_config->pipe_bpp = bpp; |
ff9a6750 | 910 | pipe_config->port_clock = drm_dp_bw_code_to_link_rate(intel_dp->link_bw); |
a4fc5ed6 | 911 | |
36008365 DV |
912 | DRM_DEBUG_KMS("DP link bw %02x lane count %d clock %d bpp %d\n", |
913 | intel_dp->link_bw, intel_dp->lane_count, | |
ff9a6750 | 914 | pipe_config->port_clock, bpp); |
36008365 DV |
915 | DRM_DEBUG_KMS("DP link bw required %i available %i\n", |
916 | mode_rate, link_avail); | |
a4fc5ed6 | 917 | |
03afc4a2 | 918 | intel_link_compute_m_n(bpp, lane_count, |
241bfc38 DL |
919 | adjusted_mode->crtc_clock, |
920 | pipe_config->port_clock, | |
03afc4a2 | 921 | &pipe_config->dp_m_n); |
9d1a455b | 922 | |
439d7ac0 PB |
923 | if (intel_connector->panel.downclock_mode != NULL && |
924 | intel_dp->drrs_state.type == SEAMLESS_DRRS_SUPPORT) { | |
925 | intel_link_compute_m_n(bpp, lane_count, | |
926 | intel_connector->panel.downclock_mode->clock, | |
927 | pipe_config->port_clock, | |
928 | &pipe_config->dp_m2_n2); | |
929 | } | |
930 | ||
c6bb3538 DV |
931 | intel_dp_set_clock(encoder, pipe_config, intel_dp->link_bw); |
932 | ||
03afc4a2 | 933 | return true; |
a4fc5ed6 KP |
934 | } |
935 | ||
7c62a164 | 936 | static void ironlake_set_pll_cpu_edp(struct intel_dp *intel_dp) |
ea9b6006 | 937 | { |
7c62a164 DV |
938 | struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); |
939 | struct intel_crtc *crtc = to_intel_crtc(dig_port->base.base.crtc); | |
940 | struct drm_device *dev = crtc->base.dev; | |
ea9b6006 DV |
941 | struct drm_i915_private *dev_priv = dev->dev_private; |
942 | u32 dpa_ctl; | |
943 | ||
ff9a6750 | 944 | DRM_DEBUG_KMS("eDP PLL enable for clock %d\n", crtc->config.port_clock); |
ea9b6006 DV |
945 | dpa_ctl = I915_READ(DP_A); |
946 | dpa_ctl &= ~DP_PLL_FREQ_MASK; | |
947 | ||
ff9a6750 | 948 | if (crtc->config.port_clock == 162000) { |
1ce17038 DV |
949 | /* For a long time we've carried around a ILK-DevA w/a for the |
950 | * 160MHz clock. If we're really unlucky, it's still required. | |
951 | */ | |
952 | DRM_DEBUG_KMS("160MHz cpu eDP clock, might need ilk devA w/a\n"); | |
ea9b6006 | 953 | dpa_ctl |= DP_PLL_FREQ_160MHZ; |
7c62a164 | 954 | intel_dp->DP |= DP_PLL_FREQ_160MHZ; |
ea9b6006 DV |
955 | } else { |
956 | dpa_ctl |= DP_PLL_FREQ_270MHZ; | |
7c62a164 | 957 | intel_dp->DP |= DP_PLL_FREQ_270MHZ; |
ea9b6006 | 958 | } |
1ce17038 | 959 | |
ea9b6006 DV |
960 | I915_WRITE(DP_A, dpa_ctl); |
961 | ||
962 | POSTING_READ(DP_A); | |
963 | udelay(500); | |
964 | } | |
965 | ||
8ac33ed3 | 966 | static void intel_dp_prepare(struct intel_encoder *encoder) |
a4fc5ed6 | 967 | { |
b934223d | 968 | struct drm_device *dev = encoder->base.dev; |
417e822d | 969 | struct drm_i915_private *dev_priv = dev->dev_private; |
b934223d | 970 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
bc7d38a4 | 971 | enum port port = dp_to_dig_port(intel_dp)->port; |
b934223d DV |
972 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); |
973 | struct drm_display_mode *adjusted_mode = &crtc->config.adjusted_mode; | |
a4fc5ed6 | 974 | |
417e822d | 975 | /* |
1a2eb460 | 976 | * There are four kinds of DP registers: |
417e822d KP |
977 | * |
978 | * IBX PCH | |
1a2eb460 KP |
979 | * SNB CPU |
980 | * IVB CPU | |
417e822d KP |
981 | * CPT PCH |
982 | * | |
983 | * IBX PCH and CPU are the same for almost everything, | |
984 | * except that the CPU DP PLL is configured in this | |
985 | * register | |
986 | * | |
987 | * CPT PCH is quite different, having many bits moved | |
988 | * to the TRANS_DP_CTL register instead. That | |
989 | * configuration happens (oddly) in ironlake_pch_enable | |
990 | */ | |
9c9e7927 | 991 | |
417e822d KP |
992 | /* Preserve the BIOS-computed detected bit. This is |
993 | * supposed to be read-only. | |
994 | */ | |
995 | intel_dp->DP = I915_READ(intel_dp->output_reg) & DP_DETECTED; | |
a4fc5ed6 | 996 | |
417e822d | 997 | /* Handle DP bits in common between all three register formats */ |
417e822d | 998 | intel_dp->DP |= DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0; |
17aa6be9 | 999 | intel_dp->DP |= DP_PORT_WIDTH(intel_dp->lane_count); |
a4fc5ed6 | 1000 | |
9ed109a7 | 1001 | if (crtc->config.has_audio) { |
e0dac65e | 1002 | DRM_DEBUG_DRIVER("Enabling DP audio on pipe %c\n", |
7c62a164 | 1003 | pipe_name(crtc->pipe)); |
ea5b213a | 1004 | intel_dp->DP |= DP_AUDIO_OUTPUT_ENABLE; |
b934223d | 1005 | intel_write_eld(&encoder->base, adjusted_mode); |
e0dac65e | 1006 | } |
247d89f6 | 1007 | |
417e822d | 1008 | /* Split out the IBX/CPU vs CPT settings */ |
32f9d658 | 1009 | |
bc7d38a4 | 1010 | if (port == PORT_A && IS_GEN7(dev) && !IS_VALLEYVIEW(dev)) { |
1a2eb460 KP |
1011 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) |
1012 | intel_dp->DP |= DP_SYNC_HS_HIGH; | |
1013 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) | |
1014 | intel_dp->DP |= DP_SYNC_VS_HIGH; | |
1015 | intel_dp->DP |= DP_LINK_TRAIN_OFF_CPT; | |
1016 | ||
6aba5b6c | 1017 | if (drm_dp_enhanced_frame_cap(intel_dp->dpcd)) |
1a2eb460 KP |
1018 | intel_dp->DP |= DP_ENHANCED_FRAMING; |
1019 | ||
7c62a164 | 1020 | intel_dp->DP |= crtc->pipe << 29; |
bc7d38a4 | 1021 | } else if (!HAS_PCH_CPT(dev) || port == PORT_A) { |
b2634017 | 1022 | if (!HAS_PCH_SPLIT(dev) && !IS_VALLEYVIEW(dev)) |
3685a8f3 | 1023 | intel_dp->DP |= intel_dp->color_range; |
417e822d KP |
1024 | |
1025 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) | |
1026 | intel_dp->DP |= DP_SYNC_HS_HIGH; | |
1027 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) | |
1028 | intel_dp->DP |= DP_SYNC_VS_HIGH; | |
1029 | intel_dp->DP |= DP_LINK_TRAIN_OFF; | |
1030 | ||
6aba5b6c | 1031 | if (drm_dp_enhanced_frame_cap(intel_dp->dpcd)) |
417e822d KP |
1032 | intel_dp->DP |= DP_ENHANCED_FRAMING; |
1033 | ||
44f37d1f CML |
1034 | if (!IS_CHERRYVIEW(dev)) { |
1035 | if (crtc->pipe == 1) | |
1036 | intel_dp->DP |= DP_PIPEB_SELECT; | |
1037 | } else { | |
1038 | intel_dp->DP |= DP_PIPE_SELECT_CHV(crtc->pipe); | |
1039 | } | |
417e822d KP |
1040 | } else { |
1041 | intel_dp->DP |= DP_LINK_TRAIN_OFF_CPT; | |
32f9d658 | 1042 | } |
a4fc5ed6 KP |
1043 | } |
1044 | ||
ffd6749d PZ |
1045 | #define IDLE_ON_MASK (PP_ON | PP_SEQUENCE_MASK | 0 | PP_SEQUENCE_STATE_MASK) |
1046 | #define IDLE_ON_VALUE (PP_ON | PP_SEQUENCE_NONE | 0 | PP_SEQUENCE_STATE_ON_IDLE) | |
99ea7127 | 1047 | |
1a5ef5b7 PZ |
1048 | #define IDLE_OFF_MASK (PP_ON | PP_SEQUENCE_MASK | 0 | 0) |
1049 | #define IDLE_OFF_VALUE (0 | PP_SEQUENCE_NONE | 0 | 0) | |
99ea7127 | 1050 | |
ffd6749d PZ |
1051 | #define IDLE_CYCLE_MASK (PP_ON | PP_SEQUENCE_MASK | PP_CYCLE_DELAY_ACTIVE | PP_SEQUENCE_STATE_MASK) |
1052 | #define IDLE_CYCLE_VALUE (0 | PP_SEQUENCE_NONE | 0 | PP_SEQUENCE_STATE_OFF_IDLE) | |
99ea7127 | 1053 | |
4be73780 | 1054 | static void wait_panel_status(struct intel_dp *intel_dp, |
99ea7127 KP |
1055 | u32 mask, |
1056 | u32 value) | |
bd943159 | 1057 | { |
30add22d | 1058 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
99ea7127 | 1059 | struct drm_i915_private *dev_priv = dev->dev_private; |
453c5420 JB |
1060 | u32 pp_stat_reg, pp_ctrl_reg; |
1061 | ||
bf13e81b JN |
1062 | pp_stat_reg = _pp_stat_reg(intel_dp); |
1063 | pp_ctrl_reg = _pp_ctrl_reg(intel_dp); | |
32ce697c | 1064 | |
99ea7127 | 1065 | DRM_DEBUG_KMS("mask %08x value %08x status %08x control %08x\n", |
453c5420 JB |
1066 | mask, value, |
1067 | I915_READ(pp_stat_reg), | |
1068 | I915_READ(pp_ctrl_reg)); | |
32ce697c | 1069 | |
453c5420 | 1070 | if (_wait_for((I915_READ(pp_stat_reg) & mask) == value, 5000, 10)) { |
99ea7127 | 1071 | DRM_ERROR("Panel status timeout: status %08x control %08x\n", |
453c5420 JB |
1072 | I915_READ(pp_stat_reg), |
1073 | I915_READ(pp_ctrl_reg)); | |
32ce697c | 1074 | } |
54c136d4 CW |
1075 | |
1076 | DRM_DEBUG_KMS("Wait complete\n"); | |
99ea7127 | 1077 | } |
32ce697c | 1078 | |
4be73780 | 1079 | static void wait_panel_on(struct intel_dp *intel_dp) |
99ea7127 KP |
1080 | { |
1081 | DRM_DEBUG_KMS("Wait for panel power on\n"); | |
4be73780 | 1082 | wait_panel_status(intel_dp, IDLE_ON_MASK, IDLE_ON_VALUE); |
bd943159 KP |
1083 | } |
1084 | ||
4be73780 | 1085 | static void wait_panel_off(struct intel_dp *intel_dp) |
99ea7127 KP |
1086 | { |
1087 | DRM_DEBUG_KMS("Wait for panel power off time\n"); | |
4be73780 | 1088 | wait_panel_status(intel_dp, IDLE_OFF_MASK, IDLE_OFF_VALUE); |
99ea7127 KP |
1089 | } |
1090 | ||
4be73780 | 1091 | static void wait_panel_power_cycle(struct intel_dp *intel_dp) |
99ea7127 KP |
1092 | { |
1093 | DRM_DEBUG_KMS("Wait for panel power cycle\n"); | |
dce56b3c PZ |
1094 | |
1095 | /* When we disable the VDD override bit last we have to do the manual | |
1096 | * wait. */ | |
1097 | wait_remaining_ms_from_jiffies(intel_dp->last_power_cycle, | |
1098 | intel_dp->panel_power_cycle_delay); | |
1099 | ||
4be73780 | 1100 | wait_panel_status(intel_dp, IDLE_CYCLE_MASK, IDLE_CYCLE_VALUE); |
99ea7127 KP |
1101 | } |
1102 | ||
4be73780 | 1103 | static void wait_backlight_on(struct intel_dp *intel_dp) |
dce56b3c PZ |
1104 | { |
1105 | wait_remaining_ms_from_jiffies(intel_dp->last_power_on, | |
1106 | intel_dp->backlight_on_delay); | |
1107 | } | |
1108 | ||
4be73780 | 1109 | static void edp_wait_backlight_off(struct intel_dp *intel_dp) |
dce56b3c PZ |
1110 | { |
1111 | wait_remaining_ms_from_jiffies(intel_dp->last_backlight_off, | |
1112 | intel_dp->backlight_off_delay); | |
1113 | } | |
99ea7127 | 1114 | |
832dd3c1 KP |
1115 | /* Read the current pp_control value, unlocking the register if it |
1116 | * is locked | |
1117 | */ | |
1118 | ||
453c5420 | 1119 | static u32 ironlake_get_pp_control(struct intel_dp *intel_dp) |
832dd3c1 | 1120 | { |
453c5420 JB |
1121 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
1122 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1123 | u32 control; | |
832dd3c1 | 1124 | |
bf13e81b | 1125 | control = I915_READ(_pp_ctrl_reg(intel_dp)); |
832dd3c1 KP |
1126 | control &= ~PANEL_UNLOCK_MASK; |
1127 | control |= PANEL_UNLOCK_REGS; | |
1128 | return control; | |
bd943159 KP |
1129 | } |
1130 | ||
adddaaf4 | 1131 | static bool _edp_panel_vdd_on(struct intel_dp *intel_dp) |
5d613501 | 1132 | { |
30add22d | 1133 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
4e6e1a54 ID |
1134 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
1135 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
5d613501 | 1136 | struct drm_i915_private *dev_priv = dev->dev_private; |
4e6e1a54 | 1137 | enum intel_display_power_domain power_domain; |
5d613501 | 1138 | u32 pp; |
453c5420 | 1139 | u32 pp_stat_reg, pp_ctrl_reg; |
adddaaf4 | 1140 | bool need_to_disable = !intel_dp->want_panel_vdd; |
5d613501 | 1141 | |
97af61f5 | 1142 | if (!is_edp(intel_dp)) |
adddaaf4 | 1143 | return false; |
bd943159 KP |
1144 | |
1145 | intel_dp->want_panel_vdd = true; | |
99ea7127 | 1146 | |
4be73780 | 1147 | if (edp_have_panel_vdd(intel_dp)) |
adddaaf4 | 1148 | return need_to_disable; |
b0665d57 | 1149 | |
4e6e1a54 ID |
1150 | power_domain = intel_display_port_power_domain(intel_encoder); |
1151 | intel_display_power_get(dev_priv, power_domain); | |
e9cb81a2 | 1152 | |
b0665d57 | 1153 | DRM_DEBUG_KMS("Turning eDP VDD on\n"); |
bd943159 | 1154 | |
4be73780 DV |
1155 | if (!edp_have_panel_power(intel_dp)) |
1156 | wait_panel_power_cycle(intel_dp); | |
99ea7127 | 1157 | |
453c5420 | 1158 | pp = ironlake_get_pp_control(intel_dp); |
5d613501 | 1159 | pp |= EDP_FORCE_VDD; |
ebf33b18 | 1160 | |
bf13e81b JN |
1161 | pp_stat_reg = _pp_stat_reg(intel_dp); |
1162 | pp_ctrl_reg = _pp_ctrl_reg(intel_dp); | |
453c5420 JB |
1163 | |
1164 | I915_WRITE(pp_ctrl_reg, pp); | |
1165 | POSTING_READ(pp_ctrl_reg); | |
1166 | DRM_DEBUG_KMS("PP_STATUS: 0x%08x PP_CONTROL: 0x%08x\n", | |
1167 | I915_READ(pp_stat_reg), I915_READ(pp_ctrl_reg)); | |
ebf33b18 KP |
1168 | /* |
1169 | * If the panel wasn't on, delay before accessing aux channel | |
1170 | */ | |
4be73780 | 1171 | if (!edp_have_panel_power(intel_dp)) { |
bd943159 | 1172 | DRM_DEBUG_KMS("eDP was not running\n"); |
f01eca2e | 1173 | msleep(intel_dp->panel_power_up_delay); |
f01eca2e | 1174 | } |
adddaaf4 JN |
1175 | |
1176 | return need_to_disable; | |
1177 | } | |
1178 | ||
b80d6c78 | 1179 | void intel_edp_panel_vdd_on(struct intel_dp *intel_dp) |
adddaaf4 JN |
1180 | { |
1181 | if (is_edp(intel_dp)) { | |
1182 | bool vdd = _edp_panel_vdd_on(intel_dp); | |
1183 | ||
1184 | WARN(!vdd, "eDP VDD already requested on\n"); | |
1185 | } | |
5d613501 JB |
1186 | } |
1187 | ||
4be73780 | 1188 | static void edp_panel_vdd_off_sync(struct intel_dp *intel_dp) |
5d613501 | 1189 | { |
30add22d | 1190 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
5d613501 JB |
1191 | struct drm_i915_private *dev_priv = dev->dev_private; |
1192 | u32 pp; | |
453c5420 | 1193 | u32 pp_stat_reg, pp_ctrl_reg; |
5d613501 | 1194 | |
51fd371b | 1195 | WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex)); |
a0e99e68 | 1196 | |
4be73780 | 1197 | if (!intel_dp->want_panel_vdd && edp_have_panel_vdd(intel_dp)) { |
4e6e1a54 ID |
1198 | struct intel_digital_port *intel_dig_port = |
1199 | dp_to_dig_port(intel_dp); | |
1200 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
1201 | enum intel_display_power_domain power_domain; | |
1202 | ||
b0665d57 PZ |
1203 | DRM_DEBUG_KMS("Turning eDP VDD off\n"); |
1204 | ||
453c5420 | 1205 | pp = ironlake_get_pp_control(intel_dp); |
bd943159 | 1206 | pp &= ~EDP_FORCE_VDD; |
bd943159 | 1207 | |
9f08ef59 PZ |
1208 | pp_ctrl_reg = _pp_ctrl_reg(intel_dp); |
1209 | pp_stat_reg = _pp_stat_reg(intel_dp); | |
453c5420 JB |
1210 | |
1211 | I915_WRITE(pp_ctrl_reg, pp); | |
1212 | POSTING_READ(pp_ctrl_reg); | |
99ea7127 | 1213 | |
453c5420 JB |
1214 | /* Make sure sequencer is idle before allowing subsequent activity */ |
1215 | DRM_DEBUG_KMS("PP_STATUS: 0x%08x PP_CONTROL: 0x%08x\n", | |
1216 | I915_READ(pp_stat_reg), I915_READ(pp_ctrl_reg)); | |
90791a5c PZ |
1217 | |
1218 | if ((pp & POWER_TARGET_ON) == 0) | |
dce56b3c | 1219 | intel_dp->last_power_cycle = jiffies; |
e9cb81a2 | 1220 | |
4e6e1a54 ID |
1221 | power_domain = intel_display_port_power_domain(intel_encoder); |
1222 | intel_display_power_put(dev_priv, power_domain); | |
bd943159 KP |
1223 | } |
1224 | } | |
5d613501 | 1225 | |
4be73780 | 1226 | static void edp_panel_vdd_work(struct work_struct *__work) |
bd943159 KP |
1227 | { |
1228 | struct intel_dp *intel_dp = container_of(to_delayed_work(__work), | |
1229 | struct intel_dp, panel_vdd_work); | |
30add22d | 1230 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
bd943159 | 1231 | |
51fd371b | 1232 | drm_modeset_lock(&dev->mode_config.connection_mutex, NULL); |
4be73780 | 1233 | edp_panel_vdd_off_sync(intel_dp); |
51fd371b | 1234 | drm_modeset_unlock(&dev->mode_config.connection_mutex); |
bd943159 KP |
1235 | } |
1236 | ||
4be73780 | 1237 | static void edp_panel_vdd_off(struct intel_dp *intel_dp, bool sync) |
bd943159 | 1238 | { |
97af61f5 KP |
1239 | if (!is_edp(intel_dp)) |
1240 | return; | |
5d613501 | 1241 | |
bd943159 | 1242 | WARN(!intel_dp->want_panel_vdd, "eDP VDD not forced on"); |
f2e8b18a | 1243 | |
bd943159 KP |
1244 | intel_dp->want_panel_vdd = false; |
1245 | ||
1246 | if (sync) { | |
4be73780 | 1247 | edp_panel_vdd_off_sync(intel_dp); |
bd943159 KP |
1248 | } else { |
1249 | /* | |
1250 | * Queue the timer to fire a long | |
1251 | * time from now (relative to the power down delay) | |
1252 | * to keep the panel power up across a sequence of operations | |
1253 | */ | |
1254 | schedule_delayed_work(&intel_dp->panel_vdd_work, | |
1255 | msecs_to_jiffies(intel_dp->panel_power_cycle_delay * 5)); | |
1256 | } | |
5d613501 JB |
1257 | } |
1258 | ||
4be73780 | 1259 | void intel_edp_panel_on(struct intel_dp *intel_dp) |
9934c132 | 1260 | { |
30add22d | 1261 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
9934c132 | 1262 | struct drm_i915_private *dev_priv = dev->dev_private; |
99ea7127 | 1263 | u32 pp; |
453c5420 | 1264 | u32 pp_ctrl_reg; |
9934c132 | 1265 | |
97af61f5 | 1266 | if (!is_edp(intel_dp)) |
bd943159 | 1267 | return; |
99ea7127 KP |
1268 | |
1269 | DRM_DEBUG_KMS("Turn eDP power on\n"); | |
1270 | ||
4be73780 | 1271 | if (edp_have_panel_power(intel_dp)) { |
99ea7127 | 1272 | DRM_DEBUG_KMS("eDP power already on\n"); |
7d639f35 | 1273 | return; |
99ea7127 | 1274 | } |
9934c132 | 1275 | |
4be73780 | 1276 | wait_panel_power_cycle(intel_dp); |
37c6c9b0 | 1277 | |
bf13e81b | 1278 | pp_ctrl_reg = _pp_ctrl_reg(intel_dp); |
453c5420 | 1279 | pp = ironlake_get_pp_control(intel_dp); |
05ce1a49 KP |
1280 | if (IS_GEN5(dev)) { |
1281 | /* ILK workaround: disable reset around power sequence */ | |
1282 | pp &= ~PANEL_POWER_RESET; | |
bf13e81b JN |
1283 | I915_WRITE(pp_ctrl_reg, pp); |
1284 | POSTING_READ(pp_ctrl_reg); | |
05ce1a49 | 1285 | } |
37c6c9b0 | 1286 | |
1c0ae80a | 1287 | pp |= POWER_TARGET_ON; |
99ea7127 KP |
1288 | if (!IS_GEN5(dev)) |
1289 | pp |= PANEL_POWER_RESET; | |
1290 | ||
453c5420 JB |
1291 | I915_WRITE(pp_ctrl_reg, pp); |
1292 | POSTING_READ(pp_ctrl_reg); | |
9934c132 | 1293 | |
4be73780 | 1294 | wait_panel_on(intel_dp); |
dce56b3c | 1295 | intel_dp->last_power_on = jiffies; |
9934c132 | 1296 | |
05ce1a49 KP |
1297 | if (IS_GEN5(dev)) { |
1298 | pp |= PANEL_POWER_RESET; /* restore panel reset bit */ | |
bf13e81b JN |
1299 | I915_WRITE(pp_ctrl_reg, pp); |
1300 | POSTING_READ(pp_ctrl_reg); | |
05ce1a49 | 1301 | } |
9934c132 JB |
1302 | } |
1303 | ||
4be73780 | 1304 | void intel_edp_panel_off(struct intel_dp *intel_dp) |
9934c132 | 1305 | { |
4e6e1a54 ID |
1306 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
1307 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
30add22d | 1308 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
9934c132 | 1309 | struct drm_i915_private *dev_priv = dev->dev_private; |
4e6e1a54 | 1310 | enum intel_display_power_domain power_domain; |
99ea7127 | 1311 | u32 pp; |
453c5420 | 1312 | u32 pp_ctrl_reg; |
9934c132 | 1313 | |
97af61f5 KP |
1314 | if (!is_edp(intel_dp)) |
1315 | return; | |
37c6c9b0 | 1316 | |
99ea7127 | 1317 | DRM_DEBUG_KMS("Turn eDP power off\n"); |
37c6c9b0 | 1318 | |
4be73780 | 1319 | edp_wait_backlight_off(intel_dp); |
dce56b3c | 1320 | |
24f3e092 JN |
1321 | WARN(!intel_dp->want_panel_vdd, "Need VDD to turn off panel\n"); |
1322 | ||
453c5420 | 1323 | pp = ironlake_get_pp_control(intel_dp); |
35a38556 DV |
1324 | /* We need to switch off panel power _and_ force vdd, for otherwise some |
1325 | * panels get very unhappy and cease to work. */ | |
b3064154 PJ |
1326 | pp &= ~(POWER_TARGET_ON | PANEL_POWER_RESET | EDP_FORCE_VDD | |
1327 | EDP_BLC_ENABLE); | |
453c5420 | 1328 | |
bf13e81b | 1329 | pp_ctrl_reg = _pp_ctrl_reg(intel_dp); |
453c5420 | 1330 | |
849e39f5 PZ |
1331 | intel_dp->want_panel_vdd = false; |
1332 | ||
453c5420 JB |
1333 | I915_WRITE(pp_ctrl_reg, pp); |
1334 | POSTING_READ(pp_ctrl_reg); | |
9934c132 | 1335 | |
dce56b3c | 1336 | intel_dp->last_power_cycle = jiffies; |
4be73780 | 1337 | wait_panel_off(intel_dp); |
849e39f5 PZ |
1338 | |
1339 | /* We got a reference when we enabled the VDD. */ | |
4e6e1a54 ID |
1340 | power_domain = intel_display_port_power_domain(intel_encoder); |
1341 | intel_display_power_put(dev_priv, power_domain); | |
9934c132 JB |
1342 | } |
1343 | ||
4be73780 | 1344 | void intel_edp_backlight_on(struct intel_dp *intel_dp) |
32f9d658 | 1345 | { |
da63a9f2 PZ |
1346 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
1347 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
32f9d658 ZW |
1348 | struct drm_i915_private *dev_priv = dev->dev_private; |
1349 | u32 pp; | |
453c5420 | 1350 | u32 pp_ctrl_reg; |
32f9d658 | 1351 | |
f01eca2e KP |
1352 | if (!is_edp(intel_dp)) |
1353 | return; | |
1354 | ||
28c97730 | 1355 | DRM_DEBUG_KMS("\n"); |
01cb9ea6 JB |
1356 | /* |
1357 | * If we enable the backlight right away following a panel power | |
1358 | * on, we may see slight flicker as the panel syncs with the eDP | |
1359 | * link. So delay a bit to make sure the image is solid before | |
1360 | * allowing it to appear. | |
1361 | */ | |
4be73780 | 1362 | wait_backlight_on(intel_dp); |
453c5420 | 1363 | pp = ironlake_get_pp_control(intel_dp); |
32f9d658 | 1364 | pp |= EDP_BLC_ENABLE; |
453c5420 | 1365 | |
bf13e81b | 1366 | pp_ctrl_reg = _pp_ctrl_reg(intel_dp); |
453c5420 JB |
1367 | |
1368 | I915_WRITE(pp_ctrl_reg, pp); | |
1369 | POSTING_READ(pp_ctrl_reg); | |
035aa3de | 1370 | |
752aa88a | 1371 | intel_panel_enable_backlight(intel_dp->attached_connector); |
32f9d658 ZW |
1372 | } |
1373 | ||
4be73780 | 1374 | void intel_edp_backlight_off(struct intel_dp *intel_dp) |
32f9d658 | 1375 | { |
30add22d | 1376 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
32f9d658 ZW |
1377 | struct drm_i915_private *dev_priv = dev->dev_private; |
1378 | u32 pp; | |
453c5420 | 1379 | u32 pp_ctrl_reg; |
32f9d658 | 1380 | |
f01eca2e KP |
1381 | if (!is_edp(intel_dp)) |
1382 | return; | |
1383 | ||
752aa88a | 1384 | intel_panel_disable_backlight(intel_dp->attached_connector); |
035aa3de | 1385 | |
28c97730 | 1386 | DRM_DEBUG_KMS("\n"); |
453c5420 | 1387 | pp = ironlake_get_pp_control(intel_dp); |
32f9d658 | 1388 | pp &= ~EDP_BLC_ENABLE; |
453c5420 | 1389 | |
bf13e81b | 1390 | pp_ctrl_reg = _pp_ctrl_reg(intel_dp); |
453c5420 JB |
1391 | |
1392 | I915_WRITE(pp_ctrl_reg, pp); | |
1393 | POSTING_READ(pp_ctrl_reg); | |
dce56b3c | 1394 | intel_dp->last_backlight_off = jiffies; |
32f9d658 | 1395 | } |
a4fc5ed6 | 1396 | |
2bd2ad64 | 1397 | static void ironlake_edp_pll_on(struct intel_dp *intel_dp) |
d240f20f | 1398 | { |
da63a9f2 PZ |
1399 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
1400 | struct drm_crtc *crtc = intel_dig_port->base.base.crtc; | |
1401 | struct drm_device *dev = crtc->dev; | |
d240f20f JB |
1402 | struct drm_i915_private *dev_priv = dev->dev_private; |
1403 | u32 dpa_ctl; | |
1404 | ||
2bd2ad64 DV |
1405 | assert_pipe_disabled(dev_priv, |
1406 | to_intel_crtc(crtc)->pipe); | |
1407 | ||
d240f20f JB |
1408 | DRM_DEBUG_KMS("\n"); |
1409 | dpa_ctl = I915_READ(DP_A); | |
0767935e DV |
1410 | WARN(dpa_ctl & DP_PLL_ENABLE, "dp pll on, should be off\n"); |
1411 | WARN(dpa_ctl & DP_PORT_EN, "dp port still on, should be off\n"); | |
1412 | ||
1413 | /* We don't adjust intel_dp->DP while tearing down the link, to | |
1414 | * facilitate link retraining (e.g. after hotplug). Hence clear all | |
1415 | * enable bits here to ensure that we don't enable too much. */ | |
1416 | intel_dp->DP &= ~(DP_PORT_EN | DP_AUDIO_OUTPUT_ENABLE); | |
1417 | intel_dp->DP |= DP_PLL_ENABLE; | |
1418 | I915_WRITE(DP_A, intel_dp->DP); | |
298b0b39 JB |
1419 | POSTING_READ(DP_A); |
1420 | udelay(200); | |
d240f20f JB |
1421 | } |
1422 | ||
2bd2ad64 | 1423 | static void ironlake_edp_pll_off(struct intel_dp *intel_dp) |
d240f20f | 1424 | { |
da63a9f2 PZ |
1425 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
1426 | struct drm_crtc *crtc = intel_dig_port->base.base.crtc; | |
1427 | struct drm_device *dev = crtc->dev; | |
d240f20f JB |
1428 | struct drm_i915_private *dev_priv = dev->dev_private; |
1429 | u32 dpa_ctl; | |
1430 | ||
2bd2ad64 DV |
1431 | assert_pipe_disabled(dev_priv, |
1432 | to_intel_crtc(crtc)->pipe); | |
1433 | ||
d240f20f | 1434 | dpa_ctl = I915_READ(DP_A); |
0767935e DV |
1435 | WARN((dpa_ctl & DP_PLL_ENABLE) == 0, |
1436 | "dp pll off, should be on\n"); | |
1437 | WARN(dpa_ctl & DP_PORT_EN, "dp port still on, should be off\n"); | |
1438 | ||
1439 | /* We can't rely on the value tracked for the DP register in | |
1440 | * intel_dp->DP because link_down must not change that (otherwise link | |
1441 | * re-training will fail. */ | |
298b0b39 | 1442 | dpa_ctl &= ~DP_PLL_ENABLE; |
d240f20f | 1443 | I915_WRITE(DP_A, dpa_ctl); |
1af5fa1b | 1444 | POSTING_READ(DP_A); |
d240f20f JB |
1445 | udelay(200); |
1446 | } | |
1447 | ||
c7ad3810 | 1448 | /* If the sink supports it, try to set the power state appropriately */ |
c19b0669 | 1449 | void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode) |
c7ad3810 JB |
1450 | { |
1451 | int ret, i; | |
1452 | ||
1453 | /* Should have a valid DPCD by this point */ | |
1454 | if (intel_dp->dpcd[DP_DPCD_REV] < 0x11) | |
1455 | return; | |
1456 | ||
1457 | if (mode != DRM_MODE_DPMS_ON) { | |
9d1a1031 JN |
1458 | ret = drm_dp_dpcd_writeb(&intel_dp->aux, DP_SET_POWER, |
1459 | DP_SET_POWER_D3); | |
c7ad3810 JB |
1460 | if (ret != 1) |
1461 | DRM_DEBUG_DRIVER("failed to write sink power state\n"); | |
1462 | } else { | |
1463 | /* | |
1464 | * When turning on, we need to retry for 1ms to give the sink | |
1465 | * time to wake up. | |
1466 | */ | |
1467 | for (i = 0; i < 3; i++) { | |
9d1a1031 JN |
1468 | ret = drm_dp_dpcd_writeb(&intel_dp->aux, DP_SET_POWER, |
1469 | DP_SET_POWER_D0); | |
c7ad3810 JB |
1470 | if (ret == 1) |
1471 | break; | |
1472 | msleep(1); | |
1473 | } | |
1474 | } | |
1475 | } | |
1476 | ||
19d8fe15 DV |
1477 | static bool intel_dp_get_hw_state(struct intel_encoder *encoder, |
1478 | enum pipe *pipe) | |
d240f20f | 1479 | { |
19d8fe15 | 1480 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
bc7d38a4 | 1481 | enum port port = dp_to_dig_port(intel_dp)->port; |
19d8fe15 DV |
1482 | struct drm_device *dev = encoder->base.dev; |
1483 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6d129bea ID |
1484 | enum intel_display_power_domain power_domain; |
1485 | u32 tmp; | |
1486 | ||
1487 | power_domain = intel_display_port_power_domain(encoder); | |
1488 | if (!intel_display_power_enabled(dev_priv, power_domain)) | |
1489 | return false; | |
1490 | ||
1491 | tmp = I915_READ(intel_dp->output_reg); | |
19d8fe15 DV |
1492 | |
1493 | if (!(tmp & DP_PORT_EN)) | |
1494 | return false; | |
1495 | ||
bc7d38a4 | 1496 | if (port == PORT_A && IS_GEN7(dev) && !IS_VALLEYVIEW(dev)) { |
19d8fe15 | 1497 | *pipe = PORT_TO_PIPE_CPT(tmp); |
71485e0a VS |
1498 | } else if (IS_CHERRYVIEW(dev)) { |
1499 | *pipe = DP_PORT_TO_PIPE_CHV(tmp); | |
bc7d38a4 | 1500 | } else if (!HAS_PCH_CPT(dev) || port == PORT_A) { |
19d8fe15 DV |
1501 | *pipe = PORT_TO_PIPE(tmp); |
1502 | } else { | |
1503 | u32 trans_sel; | |
1504 | u32 trans_dp; | |
1505 | int i; | |
1506 | ||
1507 | switch (intel_dp->output_reg) { | |
1508 | case PCH_DP_B: | |
1509 | trans_sel = TRANS_DP_PORT_SEL_B; | |
1510 | break; | |
1511 | case PCH_DP_C: | |
1512 | trans_sel = TRANS_DP_PORT_SEL_C; | |
1513 | break; | |
1514 | case PCH_DP_D: | |
1515 | trans_sel = TRANS_DP_PORT_SEL_D; | |
1516 | break; | |
1517 | default: | |
1518 | return true; | |
1519 | } | |
1520 | ||
1521 | for_each_pipe(i) { | |
1522 | trans_dp = I915_READ(TRANS_DP_CTL(i)); | |
1523 | if ((trans_dp & TRANS_DP_PORT_SEL_MASK) == trans_sel) { | |
1524 | *pipe = i; | |
1525 | return true; | |
1526 | } | |
1527 | } | |
19d8fe15 | 1528 | |
4a0833ec DV |
1529 | DRM_DEBUG_KMS("No pipe for dp port 0x%x found\n", |
1530 | intel_dp->output_reg); | |
1531 | } | |
d240f20f | 1532 | |
19d8fe15 DV |
1533 | return true; |
1534 | } | |
d240f20f | 1535 | |
045ac3b5 JB |
1536 | static void intel_dp_get_config(struct intel_encoder *encoder, |
1537 | struct intel_crtc_config *pipe_config) | |
1538 | { | |
1539 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); | |
045ac3b5 | 1540 | u32 tmp, flags = 0; |
63000ef6 XZ |
1541 | struct drm_device *dev = encoder->base.dev; |
1542 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1543 | enum port port = dp_to_dig_port(intel_dp)->port; | |
1544 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); | |
18442d08 | 1545 | int dotclock; |
045ac3b5 | 1546 | |
9ed109a7 DV |
1547 | tmp = I915_READ(intel_dp->output_reg); |
1548 | if (tmp & DP_AUDIO_OUTPUT_ENABLE) | |
1549 | pipe_config->has_audio = true; | |
1550 | ||
63000ef6 | 1551 | if ((port == PORT_A) || !HAS_PCH_CPT(dev)) { |
63000ef6 XZ |
1552 | if (tmp & DP_SYNC_HS_HIGH) |
1553 | flags |= DRM_MODE_FLAG_PHSYNC; | |
1554 | else | |
1555 | flags |= DRM_MODE_FLAG_NHSYNC; | |
045ac3b5 | 1556 | |
63000ef6 XZ |
1557 | if (tmp & DP_SYNC_VS_HIGH) |
1558 | flags |= DRM_MODE_FLAG_PVSYNC; | |
1559 | else | |
1560 | flags |= DRM_MODE_FLAG_NVSYNC; | |
1561 | } else { | |
1562 | tmp = I915_READ(TRANS_DP_CTL(crtc->pipe)); | |
1563 | if (tmp & TRANS_DP_HSYNC_ACTIVE_HIGH) | |
1564 | flags |= DRM_MODE_FLAG_PHSYNC; | |
1565 | else | |
1566 | flags |= DRM_MODE_FLAG_NHSYNC; | |
045ac3b5 | 1567 | |
63000ef6 XZ |
1568 | if (tmp & TRANS_DP_VSYNC_ACTIVE_HIGH) |
1569 | flags |= DRM_MODE_FLAG_PVSYNC; | |
1570 | else | |
1571 | flags |= DRM_MODE_FLAG_NVSYNC; | |
1572 | } | |
045ac3b5 JB |
1573 | |
1574 | pipe_config->adjusted_mode.flags |= flags; | |
f1f644dc | 1575 | |
eb14cb74 VS |
1576 | pipe_config->has_dp_encoder = true; |
1577 | ||
1578 | intel_dp_get_m_n(crtc, pipe_config); | |
1579 | ||
18442d08 | 1580 | if (port == PORT_A) { |
f1f644dc JB |
1581 | if ((I915_READ(DP_A) & DP_PLL_FREQ_MASK) == DP_PLL_FREQ_160MHZ) |
1582 | pipe_config->port_clock = 162000; | |
1583 | else | |
1584 | pipe_config->port_clock = 270000; | |
1585 | } | |
18442d08 VS |
1586 | |
1587 | dotclock = intel_dotclock_calculate(pipe_config->port_clock, | |
1588 | &pipe_config->dp_m_n); | |
1589 | ||
1590 | if (HAS_PCH_SPLIT(dev_priv->dev) && port != PORT_A) | |
1591 | ironlake_check_encoder_dotclock(pipe_config, dotclock); | |
1592 | ||
241bfc38 | 1593 | pipe_config->adjusted_mode.crtc_clock = dotclock; |
7f16e5c1 | 1594 | |
c6cd2ee2 JN |
1595 | if (is_edp(intel_dp) && dev_priv->vbt.edp_bpp && |
1596 | pipe_config->pipe_bpp > dev_priv->vbt.edp_bpp) { | |
1597 | /* | |
1598 | * This is a big fat ugly hack. | |
1599 | * | |
1600 | * Some machines in UEFI boot mode provide us a VBT that has 18 | |
1601 | * bpp and 1.62 GHz link bandwidth for eDP, which for reasons | |
1602 | * unknown we fail to light up. Yet the same BIOS boots up with | |
1603 | * 24 bpp and 2.7 GHz link. Use the same bpp as the BIOS uses as | |
1604 | * max, not what it tells us to use. | |
1605 | * | |
1606 | * Note: This will still be broken if the eDP panel is not lit | |
1607 | * up by the BIOS, and thus we can't get the mode at module | |
1608 | * load. | |
1609 | */ | |
1610 | DRM_DEBUG_KMS("pipe has %d bpp for eDP panel, overriding BIOS-provided max %d bpp\n", | |
1611 | pipe_config->pipe_bpp, dev_priv->vbt.edp_bpp); | |
1612 | dev_priv->vbt.edp_bpp = pipe_config->pipe_bpp; | |
1613 | } | |
045ac3b5 JB |
1614 | } |
1615 | ||
34eb7579 | 1616 | static bool is_edp_psr(struct intel_dp *intel_dp) |
2293bb5c | 1617 | { |
34eb7579 | 1618 | return intel_dp->psr_dpcd[0] & DP_PSR_IS_SUPPORTED; |
2293bb5c SK |
1619 | } |
1620 | ||
2b28bb1b RV |
1621 | static bool intel_edp_is_psr_enabled(struct drm_device *dev) |
1622 | { | |
1623 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1624 | ||
18b5992c | 1625 | if (!HAS_PSR(dev)) |
2b28bb1b RV |
1626 | return false; |
1627 | ||
18b5992c | 1628 | return I915_READ(EDP_PSR_CTL(dev)) & EDP_PSR_ENABLE; |
2b28bb1b RV |
1629 | } |
1630 | ||
1631 | static void intel_edp_psr_write_vsc(struct intel_dp *intel_dp, | |
1632 | struct edp_vsc_psr *vsc_psr) | |
1633 | { | |
1634 | struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); | |
1635 | struct drm_device *dev = dig_port->base.base.dev; | |
1636 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1637 | struct intel_crtc *crtc = to_intel_crtc(dig_port->base.base.crtc); | |
1638 | u32 ctl_reg = HSW_TVIDEO_DIP_CTL(crtc->config.cpu_transcoder); | |
1639 | u32 data_reg = HSW_TVIDEO_DIP_VSC_DATA(crtc->config.cpu_transcoder); | |
1640 | uint32_t *data = (uint32_t *) vsc_psr; | |
1641 | unsigned int i; | |
1642 | ||
1643 | /* As per BSPec (Pipe Video Data Island Packet), we need to disable | |
1644 | the video DIP being updated before program video DIP data buffer | |
1645 | registers for DIP being updated. */ | |
1646 | I915_WRITE(ctl_reg, 0); | |
1647 | POSTING_READ(ctl_reg); | |
1648 | ||
1649 | for (i = 0; i < VIDEO_DIP_VSC_DATA_SIZE; i += 4) { | |
1650 | if (i < sizeof(struct edp_vsc_psr)) | |
1651 | I915_WRITE(data_reg + i, *data++); | |
1652 | else | |
1653 | I915_WRITE(data_reg + i, 0); | |
1654 | } | |
1655 | ||
1656 | I915_WRITE(ctl_reg, VIDEO_DIP_ENABLE_VSC_HSW); | |
1657 | POSTING_READ(ctl_reg); | |
1658 | } | |
1659 | ||
1660 | static void intel_edp_psr_setup(struct intel_dp *intel_dp) | |
1661 | { | |
1662 | struct drm_device *dev = intel_dp_to_dev(intel_dp); | |
1663 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1664 | struct edp_vsc_psr psr_vsc; | |
1665 | ||
6118efe5 | 1666 | if (dev_priv->psr.setup_done) |
2b28bb1b RV |
1667 | return; |
1668 | ||
1669 | /* Prepare VSC packet as per EDP 1.3 spec, Table 3.10 */ | |
1670 | memset(&psr_vsc, 0, sizeof(psr_vsc)); | |
1671 | psr_vsc.sdp_header.HB0 = 0; | |
1672 | psr_vsc.sdp_header.HB1 = 0x7; | |
1673 | psr_vsc.sdp_header.HB2 = 0x2; | |
1674 | psr_vsc.sdp_header.HB3 = 0x8; | |
1675 | intel_edp_psr_write_vsc(intel_dp, &psr_vsc); | |
1676 | ||
1677 | /* Avoid continuous PSR exit by masking memup and hpd */ | |
18b5992c | 1678 | I915_WRITE(EDP_PSR_DEBUG_CTL(dev), EDP_PSR_DEBUG_MASK_MEMUP | |
0cc4b699 | 1679 | EDP_PSR_DEBUG_MASK_HPD | EDP_PSR_DEBUG_MASK_LPSP); |
2b28bb1b | 1680 | |
6118efe5 | 1681 | dev_priv->psr.setup_done = true; |
2b28bb1b RV |
1682 | } |
1683 | ||
1684 | static void intel_edp_psr_enable_sink(struct intel_dp *intel_dp) | |
1685 | { | |
0e0ae652 RV |
1686 | struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); |
1687 | struct drm_device *dev = dig_port->base.base.dev; | |
2b28bb1b | 1688 | struct drm_i915_private *dev_priv = dev->dev_private; |
ec5b01dd | 1689 | uint32_t aux_clock_divider; |
2b28bb1b RV |
1690 | int precharge = 0x3; |
1691 | int msg_size = 5; /* Header(4) + Message(1) */ | |
0e0ae652 | 1692 | bool only_standby = false; |
2b28bb1b | 1693 | |
ec5b01dd DL |
1694 | aux_clock_divider = intel_dp->get_aux_clock_divider(intel_dp, 0); |
1695 | ||
0e0ae652 RV |
1696 | if (IS_BROADWELL(dev) && dig_port->port != PORT_A) |
1697 | only_standby = true; | |
1698 | ||
2b28bb1b | 1699 | /* Enable PSR in sink */ |
0e0ae652 | 1700 | if (intel_dp->psr_dpcd[1] & DP_PSR_NO_TRAIN_ON_EXIT || only_standby) |
9d1a1031 JN |
1701 | drm_dp_dpcd_writeb(&intel_dp->aux, DP_PSR_EN_CFG, |
1702 | DP_PSR_ENABLE & ~DP_PSR_MAIN_LINK_ACTIVE); | |
2b28bb1b | 1703 | else |
9d1a1031 JN |
1704 | drm_dp_dpcd_writeb(&intel_dp->aux, DP_PSR_EN_CFG, |
1705 | DP_PSR_ENABLE | DP_PSR_MAIN_LINK_ACTIVE); | |
2b28bb1b RV |
1706 | |
1707 | /* Setup AUX registers */ | |
18b5992c BW |
1708 | I915_WRITE(EDP_PSR_AUX_DATA1(dev), EDP_PSR_DPCD_COMMAND); |
1709 | I915_WRITE(EDP_PSR_AUX_DATA2(dev), EDP_PSR_DPCD_NORMAL_OPERATION); | |
1710 | I915_WRITE(EDP_PSR_AUX_CTL(dev), | |
2b28bb1b RV |
1711 | DP_AUX_CH_CTL_TIME_OUT_400us | |
1712 | (msg_size << DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT) | | |
1713 | (precharge << DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT) | | |
1714 | (aux_clock_divider << DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT)); | |
1715 | } | |
1716 | ||
1717 | static void intel_edp_psr_enable_source(struct intel_dp *intel_dp) | |
1718 | { | |
0e0ae652 RV |
1719 | struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); |
1720 | struct drm_device *dev = dig_port->base.base.dev; | |
2b28bb1b RV |
1721 | struct drm_i915_private *dev_priv = dev->dev_private; |
1722 | uint32_t max_sleep_time = 0x1f; | |
1723 | uint32_t idle_frames = 1; | |
1724 | uint32_t val = 0x0; | |
ed8546ac | 1725 | const uint32_t link_entry_time = EDP_PSR_MIN_LINK_ENTRY_TIME_8_LINES; |
0e0ae652 RV |
1726 | bool only_standby = false; |
1727 | ||
1728 | if (IS_BROADWELL(dev) && dig_port->port != PORT_A) | |
1729 | only_standby = true; | |
2b28bb1b | 1730 | |
0e0ae652 | 1731 | if (intel_dp->psr_dpcd[1] & DP_PSR_NO_TRAIN_ON_EXIT || only_standby) { |
2b28bb1b RV |
1732 | val |= EDP_PSR_LINK_STANDBY; |
1733 | val |= EDP_PSR_TP2_TP3_TIME_0us; | |
1734 | val |= EDP_PSR_TP1_TIME_0us; | |
1735 | val |= EDP_PSR_SKIP_AUX_EXIT; | |
82c56254 | 1736 | val |= IS_BROADWELL(dev) ? BDW_PSR_SINGLE_FRAME : 0; |
2b28bb1b RV |
1737 | } else |
1738 | val |= EDP_PSR_LINK_DISABLE; | |
1739 | ||
18b5992c | 1740 | I915_WRITE(EDP_PSR_CTL(dev), val | |
24bd9bf5 | 1741 | (IS_BROADWELL(dev) ? 0 : link_entry_time) | |
2b28bb1b RV |
1742 | max_sleep_time << EDP_PSR_MAX_SLEEP_TIME_SHIFT | |
1743 | idle_frames << EDP_PSR_IDLE_FRAME_SHIFT | | |
1744 | EDP_PSR_ENABLE); | |
1745 | } | |
1746 | ||
3f51e471 RV |
1747 | static bool intel_edp_psr_match_conditions(struct intel_dp *intel_dp) |
1748 | { | |
1749 | struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); | |
1750 | struct drm_device *dev = dig_port->base.base.dev; | |
1751 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1752 | struct drm_crtc *crtc = dig_port->base.base.crtc; | |
1753 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
f4510a27 | 1754 | struct drm_i915_gem_object *obj = to_intel_framebuffer(crtc->primary->fb)->obj; |
3f51e471 RV |
1755 | struct intel_encoder *intel_encoder = &dp_to_dig_port(intel_dp)->base; |
1756 | ||
a031d709 RV |
1757 | dev_priv->psr.source_ok = false; |
1758 | ||
0e0ae652 RV |
1759 | if (!HAS_PSR(dev)) { |
1760 | DRM_DEBUG_KMS("PSR not supported on this platform\n"); | |
1761 | return false; | |
1762 | } | |
1763 | ||
1764 | if (IS_HASWELL(dev) && (intel_encoder->type != INTEL_OUTPUT_EDP || | |
1765 | dig_port->port != PORT_A)) { | |
3f51e471 | 1766 | DRM_DEBUG_KMS("HSW ties PSR to DDI A (eDP)\n"); |
3f51e471 RV |
1767 | return false; |
1768 | } | |
1769 | ||
d330a953 | 1770 | if (!i915.enable_psr) { |
105b7c11 | 1771 | DRM_DEBUG_KMS("PSR disable by flag\n"); |
105b7c11 RV |
1772 | return false; |
1773 | } | |
1774 | ||
cd234b0b CW |
1775 | crtc = dig_port->base.base.crtc; |
1776 | if (crtc == NULL) { | |
1777 | DRM_DEBUG_KMS("crtc not active for PSR\n"); | |
cd234b0b CW |
1778 | return false; |
1779 | } | |
1780 | ||
1781 | intel_crtc = to_intel_crtc(crtc); | |
20ddf665 | 1782 | if (!intel_crtc_active(crtc)) { |
3f51e471 | 1783 | DRM_DEBUG_KMS("crtc not active for PSR\n"); |
3f51e471 RV |
1784 | return false; |
1785 | } | |
1786 | ||
f4510a27 | 1787 | obj = to_intel_framebuffer(crtc->primary->fb)->obj; |
3f51e471 RV |
1788 | if (obj->tiling_mode != I915_TILING_X || |
1789 | obj->fence_reg == I915_FENCE_REG_NONE) { | |
1790 | DRM_DEBUG_KMS("PSR condition failed: fb not tiled or fenced\n"); | |
3f51e471 RV |
1791 | return false; |
1792 | } | |
1793 | ||
4c8c7000 RV |
1794 | /* Below limitations aren't valid for Broadwell */ |
1795 | if (IS_BROADWELL(dev)) | |
1796 | goto out; | |
1797 | ||
3f51e471 RV |
1798 | if (I915_READ(SPRCTL(intel_crtc->pipe)) & SPRITE_ENABLE) { |
1799 | DRM_DEBUG_KMS("PSR condition failed: Sprite is Enabled\n"); | |
3f51e471 RV |
1800 | return false; |
1801 | } | |
1802 | ||
1803 | if (I915_READ(HSW_STEREO_3D_CTL(intel_crtc->config.cpu_transcoder)) & | |
1804 | S3D_ENABLE) { | |
1805 | DRM_DEBUG_KMS("PSR condition failed: Stereo 3D is Enabled\n"); | |
3f51e471 RV |
1806 | return false; |
1807 | } | |
1808 | ||
ca73b4f0 | 1809 | if (intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) { |
3f51e471 | 1810 | DRM_DEBUG_KMS("PSR condition failed: Interlaced is Enabled\n"); |
3f51e471 RV |
1811 | return false; |
1812 | } | |
1813 | ||
4c8c7000 | 1814 | out: |
a031d709 | 1815 | dev_priv->psr.source_ok = true; |
3f51e471 RV |
1816 | return true; |
1817 | } | |
1818 | ||
3d739d92 | 1819 | static void intel_edp_psr_do_enable(struct intel_dp *intel_dp) |
2b28bb1b | 1820 | { |
7c8f8a70 RV |
1821 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
1822 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
1823 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2b28bb1b | 1824 | |
7c8f8a70 | 1825 | if (intel_edp_is_psr_enabled(dev)) |
2b28bb1b RV |
1826 | return; |
1827 | ||
2b28bb1b RV |
1828 | /* Enable PSR on the panel */ |
1829 | intel_edp_psr_enable_sink(intel_dp); | |
1830 | ||
1831 | /* Enable PSR on the host */ | |
1832 | intel_edp_psr_enable_source(intel_dp); | |
7c8f8a70 RV |
1833 | |
1834 | dev_priv->psr.enabled = true; | |
1835 | dev_priv->psr.active = true; | |
2b28bb1b RV |
1836 | } |
1837 | ||
3d739d92 RV |
1838 | void intel_edp_psr_enable(struct intel_dp *intel_dp) |
1839 | { | |
1840 | struct drm_device *dev = intel_dp_to_dev(intel_dp); | |
1841 | ||
4704c573 RV |
1842 | if (!HAS_PSR(dev)) { |
1843 | DRM_DEBUG_KMS("PSR not supported on this platform\n"); | |
1844 | return; | |
1845 | } | |
1846 | ||
34eb7579 RV |
1847 | if (!is_edp_psr(intel_dp)) { |
1848 | DRM_DEBUG_KMS("PSR not supported by this panel\n"); | |
1849 | return; | |
1850 | } | |
1851 | ||
16487254 RV |
1852 | /* Setup PSR once */ |
1853 | intel_edp_psr_setup(intel_dp); | |
1854 | ||
7c8f8a70 | 1855 | if (intel_edp_psr_match_conditions(intel_dp)) |
3d739d92 RV |
1856 | intel_edp_psr_do_enable(intel_dp); |
1857 | } | |
1858 | ||
2b28bb1b RV |
1859 | void intel_edp_psr_disable(struct intel_dp *intel_dp) |
1860 | { | |
1861 | struct drm_device *dev = intel_dp_to_dev(intel_dp); | |
1862 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1863 | ||
7c8f8a70 | 1864 | if (!dev_priv->psr.enabled) |
2b28bb1b RV |
1865 | return; |
1866 | ||
18b5992c BW |
1867 | I915_WRITE(EDP_PSR_CTL(dev), |
1868 | I915_READ(EDP_PSR_CTL(dev)) & ~EDP_PSR_ENABLE); | |
2b28bb1b RV |
1869 | |
1870 | /* Wait till PSR is idle */ | |
18b5992c | 1871 | if (_wait_for((I915_READ(EDP_PSR_STATUS_CTL(dev)) & |
2b28bb1b RV |
1872 | EDP_PSR_STATUS_STATE_MASK) == 0, 2000, 10)) |
1873 | DRM_ERROR("Timed out waiting for PSR Idle State\n"); | |
7c8f8a70 RV |
1874 | |
1875 | dev_priv->psr.enabled = false; | |
2b28bb1b RV |
1876 | } |
1877 | ||
f02a326e | 1878 | static void intel_edp_psr_work(struct work_struct *work) |
7c8f8a70 RV |
1879 | { |
1880 | struct drm_i915_private *dev_priv = | |
1881 | container_of(work, typeof(*dev_priv), psr.work.work); | |
1882 | struct drm_device *dev = dev_priv->dev; | |
1883 | struct intel_encoder *encoder; | |
1884 | struct intel_dp *intel_dp = NULL; | |
1885 | ||
3d739d92 RV |
1886 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) |
1887 | if (encoder->type == INTEL_OUTPUT_EDP) { | |
1888 | intel_dp = enc_to_intel_dp(&encoder->base); | |
1889 | ||
3d739d92 RV |
1890 | if (!intel_edp_psr_match_conditions(intel_dp)) |
1891 | intel_edp_psr_disable(intel_dp); | |
1892 | else | |
7c8f8a70 | 1893 | intel_edp_psr_do_enable(intel_dp); |
3d739d92 RV |
1894 | } |
1895 | } | |
1896 | ||
f02a326e | 1897 | static void intel_edp_psr_inactivate(struct drm_device *dev) |
7c8f8a70 RV |
1898 | { |
1899 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7c8f8a70 | 1900 | |
77c70c56 | 1901 | dev_priv->psr.active = false; |
7c8f8a70 | 1902 | |
77c70c56 DV |
1903 | I915_WRITE(EDP_PSR_CTL(dev), I915_READ(EDP_PSR_CTL(dev)) |
1904 | & ~EDP_PSR_ENABLE); | |
7c8f8a70 RV |
1905 | } |
1906 | ||
3108e99e | 1907 | void intel_edp_psr_exit(struct drm_device *dev) |
7c8f8a70 RV |
1908 | { |
1909 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1910 | ||
1911 | if (!HAS_PSR(dev)) | |
1912 | return; | |
1913 | ||
1914 | if (!dev_priv->psr.setup_done) | |
1915 | return; | |
1916 | ||
1917 | cancel_delayed_work_sync(&dev_priv->psr.work); | |
1918 | ||
1919 | if (dev_priv->psr.active) | |
1920 | intel_edp_psr_inactivate(dev); | |
1921 | ||
3108e99e DV |
1922 | schedule_delayed_work(&dev_priv->psr.work, |
1923 | msecs_to_jiffies(100)); | |
7c8f8a70 RV |
1924 | } |
1925 | ||
1926 | void intel_edp_psr_init(struct drm_device *dev) | |
1927 | { | |
1928 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1929 | ||
1930 | if (!HAS_PSR(dev)) | |
1931 | return; | |
1932 | ||
1933 | INIT_DELAYED_WORK(&dev_priv->psr.work, intel_edp_psr_work); | |
1934 | } | |
1935 | ||
e8cb4558 | 1936 | static void intel_disable_dp(struct intel_encoder *encoder) |
d240f20f | 1937 | { |
e8cb4558 | 1938 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
982a3866 ID |
1939 | enum port port = dp_to_dig_port(intel_dp)->port; |
1940 | struct drm_device *dev = encoder->base.dev; | |
6cb49835 DV |
1941 | |
1942 | /* Make sure the panel is off before trying to change the mode. But also | |
1943 | * ensure that we have vdd while we switch off the panel. */ | |
24f3e092 | 1944 | intel_edp_panel_vdd_on(intel_dp); |
4be73780 | 1945 | intel_edp_backlight_off(intel_dp); |
fdbc3b1f | 1946 | intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_OFF); |
4be73780 | 1947 | intel_edp_panel_off(intel_dp); |
3739850b DV |
1948 | |
1949 | /* cpu edp my only be disable _after_ the cpu pipe/plane is disabled. */ | |
982a3866 | 1950 | if (!(port == PORT_A || IS_VALLEYVIEW(dev))) |
3739850b | 1951 | intel_dp_link_down(intel_dp); |
d240f20f JB |
1952 | } |
1953 | ||
49277c31 | 1954 | static void g4x_post_disable_dp(struct intel_encoder *encoder) |
d240f20f | 1955 | { |
2bd2ad64 | 1956 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
982a3866 | 1957 | enum port port = dp_to_dig_port(intel_dp)->port; |
2bd2ad64 | 1958 | |
49277c31 VS |
1959 | if (port != PORT_A) |
1960 | return; | |
1961 | ||
1962 | intel_dp_link_down(intel_dp); | |
1963 | ironlake_edp_pll_off(intel_dp); | |
1964 | } | |
1965 | ||
1966 | static void vlv_post_disable_dp(struct intel_encoder *encoder) | |
1967 | { | |
1968 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); | |
1969 | ||
1970 | intel_dp_link_down(intel_dp); | |
2bd2ad64 DV |
1971 | } |
1972 | ||
580d3811 VS |
1973 | static void chv_post_disable_dp(struct intel_encoder *encoder) |
1974 | { | |
1975 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); | |
1976 | struct intel_digital_port *dport = dp_to_dig_port(intel_dp); | |
1977 | struct drm_device *dev = encoder->base.dev; | |
1978 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1979 | struct intel_crtc *intel_crtc = | |
1980 | to_intel_crtc(encoder->base.crtc); | |
1981 | enum dpio_channel ch = vlv_dport_to_channel(dport); | |
1982 | enum pipe pipe = intel_crtc->pipe; | |
1983 | u32 val; | |
1984 | ||
1985 | intel_dp_link_down(intel_dp); | |
1986 | ||
1987 | mutex_lock(&dev_priv->dpio_lock); | |
1988 | ||
1989 | /* Propagate soft reset to data lane reset */ | |
97fd4d5c | 1990 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW1(ch)); |
d2152b25 | 1991 | val |= CHV_PCS_REQ_SOFTRESET_EN; |
97fd4d5c | 1992 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW1(ch), val); |
d2152b25 | 1993 | |
97fd4d5c VS |
1994 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW1(ch)); |
1995 | val |= CHV_PCS_REQ_SOFTRESET_EN; | |
1996 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW1(ch), val); | |
1997 | ||
1998 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW0(ch)); | |
1999 | val &= ~(DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET); | |
2000 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW0(ch), val); | |
2001 | ||
2002 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW0(ch)); | |
580d3811 | 2003 | val &= ~(DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET); |
97fd4d5c | 2004 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW0(ch), val); |
580d3811 VS |
2005 | |
2006 | mutex_unlock(&dev_priv->dpio_lock); | |
2007 | } | |
2008 | ||
e8cb4558 | 2009 | static void intel_enable_dp(struct intel_encoder *encoder) |
d240f20f | 2010 | { |
e8cb4558 DV |
2011 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
2012 | struct drm_device *dev = encoder->base.dev; | |
2013 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2014 | uint32_t dp_reg = I915_READ(intel_dp->output_reg); | |
5d613501 | 2015 | |
0c33d8d7 DV |
2016 | if (WARN_ON(dp_reg & DP_PORT_EN)) |
2017 | return; | |
5d613501 | 2018 | |
24f3e092 | 2019 | intel_edp_panel_vdd_on(intel_dp); |
f01eca2e | 2020 | intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_ON); |
33a34e4e | 2021 | intel_dp_start_link_train(intel_dp); |
4be73780 DV |
2022 | intel_edp_panel_on(intel_dp); |
2023 | edp_panel_vdd_off(intel_dp, true); | |
33a34e4e | 2024 | intel_dp_complete_link_train(intel_dp); |
3ab9c637 | 2025 | intel_dp_stop_link_train(intel_dp); |
ab1f90f9 | 2026 | } |
89b667f8 | 2027 | |
ecff4f3b JN |
2028 | static void g4x_enable_dp(struct intel_encoder *encoder) |
2029 | { | |
828f5c6e JN |
2030 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
2031 | ||
ecff4f3b | 2032 | intel_enable_dp(encoder); |
4be73780 | 2033 | intel_edp_backlight_on(intel_dp); |
ab1f90f9 | 2034 | } |
89b667f8 | 2035 | |
ab1f90f9 JN |
2036 | static void vlv_enable_dp(struct intel_encoder *encoder) |
2037 | { | |
828f5c6e JN |
2038 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
2039 | ||
4be73780 | 2040 | intel_edp_backlight_on(intel_dp); |
d240f20f JB |
2041 | } |
2042 | ||
ecff4f3b | 2043 | static void g4x_pre_enable_dp(struct intel_encoder *encoder) |
ab1f90f9 JN |
2044 | { |
2045 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); | |
2046 | struct intel_digital_port *dport = dp_to_dig_port(intel_dp); | |
2047 | ||
8ac33ed3 DV |
2048 | intel_dp_prepare(encoder); |
2049 | ||
d41f1efb DV |
2050 | /* Only ilk+ has port A */ |
2051 | if (dport->port == PORT_A) { | |
2052 | ironlake_set_pll_cpu_edp(intel_dp); | |
ab1f90f9 | 2053 | ironlake_edp_pll_on(intel_dp); |
d41f1efb | 2054 | } |
ab1f90f9 JN |
2055 | } |
2056 | ||
2057 | static void vlv_pre_enable_dp(struct intel_encoder *encoder) | |
a4fc5ed6 | 2058 | { |
2bd2ad64 | 2059 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); |
bc7d38a4 | 2060 | struct intel_digital_port *dport = dp_to_dig_port(intel_dp); |
b2634017 | 2061 | struct drm_device *dev = encoder->base.dev; |
89b667f8 | 2062 | struct drm_i915_private *dev_priv = dev->dev_private; |
ab1f90f9 | 2063 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc); |
e4607fcf | 2064 | enum dpio_channel port = vlv_dport_to_channel(dport); |
ab1f90f9 | 2065 | int pipe = intel_crtc->pipe; |
bf13e81b | 2066 | struct edp_power_seq power_seq; |
ab1f90f9 | 2067 | u32 val; |
a4fc5ed6 | 2068 | |
ab1f90f9 | 2069 | mutex_lock(&dev_priv->dpio_lock); |
89b667f8 | 2070 | |
ab3c759a | 2071 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW8(port)); |
ab1f90f9 JN |
2072 | val = 0; |
2073 | if (pipe) | |
2074 | val |= (1<<21); | |
2075 | else | |
2076 | val &= ~(1<<21); | |
2077 | val |= 0x001000c4; | |
ab3c759a CML |
2078 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW8(port), val); |
2079 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW14(port), 0x00760018); | |
2080 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW23(port), 0x00400888); | |
89b667f8 | 2081 | |
ab1f90f9 JN |
2082 | mutex_unlock(&dev_priv->dpio_lock); |
2083 | ||
2cac613b ID |
2084 | if (is_edp(intel_dp)) { |
2085 | /* init power sequencer on this pipe and port */ | |
2086 | intel_dp_init_panel_power_sequencer(dev, intel_dp, &power_seq); | |
2087 | intel_dp_init_panel_power_sequencer_registers(dev, intel_dp, | |
2088 | &power_seq); | |
2089 | } | |
bf13e81b | 2090 | |
ab1f90f9 JN |
2091 | intel_enable_dp(encoder); |
2092 | ||
e4607fcf | 2093 | vlv_wait_port_ready(dev_priv, dport); |
89b667f8 JB |
2094 | } |
2095 | ||
ecff4f3b | 2096 | static void vlv_dp_pre_pll_enable(struct intel_encoder *encoder) |
89b667f8 JB |
2097 | { |
2098 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
2099 | struct drm_device *dev = encoder->base.dev; | |
2100 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5e69f97f CML |
2101 | struct intel_crtc *intel_crtc = |
2102 | to_intel_crtc(encoder->base.crtc); | |
e4607fcf | 2103 | enum dpio_channel port = vlv_dport_to_channel(dport); |
5e69f97f | 2104 | int pipe = intel_crtc->pipe; |
89b667f8 | 2105 | |
8ac33ed3 DV |
2106 | intel_dp_prepare(encoder); |
2107 | ||
89b667f8 | 2108 | /* Program Tx lane resets to default */ |
0980a60f | 2109 | mutex_lock(&dev_priv->dpio_lock); |
ab3c759a | 2110 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW0(port), |
89b667f8 JB |
2111 | DPIO_PCS_TX_LANE2_RESET | |
2112 | DPIO_PCS_TX_LANE1_RESET); | |
ab3c759a | 2113 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW1(port), |
89b667f8 JB |
2114 | DPIO_PCS_CLK_CRI_RXEB_EIOS_EN | |
2115 | DPIO_PCS_CLK_CRI_RXDIGFILTSG_EN | | |
2116 | (1<<DPIO_PCS_CLK_DATAWIDTH_SHIFT) | | |
2117 | DPIO_PCS_CLK_SOFT_RESET); | |
2118 | ||
2119 | /* Fix up inter-pair skew failure */ | |
ab3c759a CML |
2120 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW12(port), 0x00750f00); |
2121 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW11(port), 0x00001500); | |
2122 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW14(port), 0x40400000); | |
0980a60f | 2123 | mutex_unlock(&dev_priv->dpio_lock); |
a4fc5ed6 KP |
2124 | } |
2125 | ||
e4a1d846 CML |
2126 | static void chv_pre_enable_dp(struct intel_encoder *encoder) |
2127 | { | |
2128 | struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base); | |
2129 | struct intel_digital_port *dport = dp_to_dig_port(intel_dp); | |
2130 | struct drm_device *dev = encoder->base.dev; | |
2131 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2132 | struct edp_power_seq power_seq; | |
2133 | struct intel_crtc *intel_crtc = | |
2134 | to_intel_crtc(encoder->base.crtc); | |
2135 | enum dpio_channel ch = vlv_dport_to_channel(dport); | |
2136 | int pipe = intel_crtc->pipe; | |
2137 | int data, i; | |
949c1d43 | 2138 | u32 val; |
e4a1d846 | 2139 | |
e4a1d846 | 2140 | mutex_lock(&dev_priv->dpio_lock); |
949c1d43 VS |
2141 | |
2142 | /* Deassert soft data lane reset*/ | |
97fd4d5c | 2143 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW1(ch)); |
d2152b25 | 2144 | val |= CHV_PCS_REQ_SOFTRESET_EN; |
97fd4d5c VS |
2145 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW1(ch), val); |
2146 | ||
2147 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW1(ch)); | |
2148 | val |= CHV_PCS_REQ_SOFTRESET_EN; | |
2149 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW1(ch), val); | |
2150 | ||
2151 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW0(ch)); | |
2152 | val |= (DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET); | |
2153 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW0(ch), val); | |
d2152b25 | 2154 | |
97fd4d5c | 2155 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW0(ch)); |
949c1d43 | 2156 | val |= (DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET); |
97fd4d5c | 2157 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW0(ch), val); |
949c1d43 VS |
2158 | |
2159 | /* Program Tx lane latency optimal setting*/ | |
e4a1d846 CML |
2160 | for (i = 0; i < 4; i++) { |
2161 | /* Set the latency optimal bit */ | |
2162 | data = (i == 1) ? 0x0 : 0x6; | |
2163 | vlv_dpio_write(dev_priv, pipe, CHV_TX_DW11(ch, i), | |
2164 | data << DPIO_FRC_LATENCY_SHFIT); | |
2165 | ||
2166 | /* Set the upar bit */ | |
2167 | data = (i == 1) ? 0x0 : 0x1; | |
2168 | vlv_dpio_write(dev_priv, pipe, CHV_TX_DW14(ch, i), | |
2169 | data << DPIO_UPAR_SHIFT); | |
2170 | } | |
2171 | ||
2172 | /* Data lane stagger programming */ | |
2173 | /* FIXME: Fix up value only after power analysis */ | |
2174 | ||
2175 | mutex_unlock(&dev_priv->dpio_lock); | |
2176 | ||
2177 | if (is_edp(intel_dp)) { | |
2178 | /* init power sequencer on this pipe and port */ | |
2179 | intel_dp_init_panel_power_sequencer(dev, intel_dp, &power_seq); | |
2180 | intel_dp_init_panel_power_sequencer_registers(dev, intel_dp, | |
2181 | &power_seq); | |
2182 | } | |
2183 | ||
2184 | intel_enable_dp(encoder); | |
2185 | ||
2186 | vlv_wait_port_ready(dev_priv, dport); | |
2187 | } | |
2188 | ||
9197c88b VS |
2189 | static void chv_dp_pre_pll_enable(struct intel_encoder *encoder) |
2190 | { | |
2191 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
2192 | struct drm_device *dev = encoder->base.dev; | |
2193 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2194 | struct intel_crtc *intel_crtc = | |
2195 | to_intel_crtc(encoder->base.crtc); | |
2196 | enum dpio_channel ch = vlv_dport_to_channel(dport); | |
2197 | enum pipe pipe = intel_crtc->pipe; | |
2198 | u32 val; | |
2199 | ||
2200 | mutex_lock(&dev_priv->dpio_lock); | |
2201 | ||
b9e5ac3c VS |
2202 | /* program left/right clock distribution */ |
2203 | if (pipe != PIPE_B) { | |
2204 | val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW5_CH0); | |
2205 | val &= ~(CHV_BUFLEFTENA1_MASK | CHV_BUFRIGHTENA1_MASK); | |
2206 | if (ch == DPIO_CH0) | |
2207 | val |= CHV_BUFLEFTENA1_FORCE; | |
2208 | if (ch == DPIO_CH1) | |
2209 | val |= CHV_BUFRIGHTENA1_FORCE; | |
2210 | vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW5_CH0, val); | |
2211 | } else { | |
2212 | val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW1_CH1); | |
2213 | val &= ~(CHV_BUFLEFTENA2_MASK | CHV_BUFRIGHTENA2_MASK); | |
2214 | if (ch == DPIO_CH0) | |
2215 | val |= CHV_BUFLEFTENA2_FORCE; | |
2216 | if (ch == DPIO_CH1) | |
2217 | val |= CHV_BUFRIGHTENA2_FORCE; | |
2218 | vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW1_CH1, val); | |
2219 | } | |
2220 | ||
9197c88b VS |
2221 | /* program clock channel usage */ |
2222 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW8(ch)); | |
2223 | val |= CHV_PCS_USEDCLKCHANNEL_OVRRIDE; | |
2224 | if (pipe != PIPE_B) | |
2225 | val &= ~CHV_PCS_USEDCLKCHANNEL; | |
2226 | else | |
2227 | val |= CHV_PCS_USEDCLKCHANNEL; | |
2228 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW8(ch), val); | |
2229 | ||
2230 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW8(ch)); | |
2231 | val |= CHV_PCS_USEDCLKCHANNEL_OVRRIDE; | |
2232 | if (pipe != PIPE_B) | |
2233 | val &= ~CHV_PCS_USEDCLKCHANNEL; | |
2234 | else | |
2235 | val |= CHV_PCS_USEDCLKCHANNEL; | |
2236 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW8(ch), val); | |
2237 | ||
2238 | /* | |
2239 | * This a a bit weird since generally CL | |
2240 | * matches the pipe, but here we need to | |
2241 | * pick the CL based on the port. | |
2242 | */ | |
2243 | val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW19(ch)); | |
2244 | if (pipe != PIPE_B) | |
2245 | val &= ~CHV_CMN_USEDCLKCHANNEL; | |
2246 | else | |
2247 | val |= CHV_CMN_USEDCLKCHANNEL; | |
2248 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW19(ch), val); | |
2249 | ||
2250 | mutex_unlock(&dev_priv->dpio_lock); | |
2251 | } | |
2252 | ||
a4fc5ed6 | 2253 | /* |
df0c237d JB |
2254 | * Native read with retry for link status and receiver capability reads for |
2255 | * cases where the sink may still be asleep. | |
9d1a1031 JN |
2256 | * |
2257 | * Sinks are *supposed* to come up within 1ms from an off state, but we're also | |
2258 | * supposed to retry 3 times per the spec. | |
a4fc5ed6 | 2259 | */ |
9d1a1031 JN |
2260 | static ssize_t |
2261 | intel_dp_dpcd_read_wake(struct drm_dp_aux *aux, unsigned int offset, | |
2262 | void *buffer, size_t size) | |
a4fc5ed6 | 2263 | { |
9d1a1031 JN |
2264 | ssize_t ret; |
2265 | int i; | |
61da5fab | 2266 | |
61da5fab | 2267 | for (i = 0; i < 3; i++) { |
9d1a1031 JN |
2268 | ret = drm_dp_dpcd_read(aux, offset, buffer, size); |
2269 | if (ret == size) | |
2270 | return ret; | |
61da5fab JB |
2271 | msleep(1); |
2272 | } | |
a4fc5ed6 | 2273 | |
9d1a1031 | 2274 | return ret; |
a4fc5ed6 KP |
2275 | } |
2276 | ||
2277 | /* | |
2278 | * Fetch AUX CH registers 0x202 - 0x207 which contain | |
2279 | * link status information | |
2280 | */ | |
2281 | static bool | |
93f62dad | 2282 | intel_dp_get_link_status(struct intel_dp *intel_dp, uint8_t link_status[DP_LINK_STATUS_SIZE]) |
a4fc5ed6 | 2283 | { |
9d1a1031 JN |
2284 | return intel_dp_dpcd_read_wake(&intel_dp->aux, |
2285 | DP_LANE0_1_STATUS, | |
2286 | link_status, | |
2287 | DP_LINK_STATUS_SIZE) == DP_LINK_STATUS_SIZE; | |
a4fc5ed6 KP |
2288 | } |
2289 | ||
1100244e | 2290 | /* These are source-specific values. */ |
a4fc5ed6 | 2291 | static uint8_t |
1a2eb460 | 2292 | intel_dp_voltage_max(struct intel_dp *intel_dp) |
a4fc5ed6 | 2293 | { |
30add22d | 2294 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
bc7d38a4 | 2295 | enum port port = dp_to_dig_port(intel_dp)->port; |
1a2eb460 | 2296 | |
9576c27f | 2297 | if (IS_VALLEYVIEW(dev)) |
e2fa6fba | 2298 | return DP_TRAIN_VOLTAGE_SWING_1200; |
bc7d38a4 | 2299 | else if (IS_GEN7(dev) && port == PORT_A) |
1a2eb460 | 2300 | return DP_TRAIN_VOLTAGE_SWING_800; |
bc7d38a4 | 2301 | else if (HAS_PCH_CPT(dev) && port != PORT_A) |
1a2eb460 KP |
2302 | return DP_TRAIN_VOLTAGE_SWING_1200; |
2303 | else | |
2304 | return DP_TRAIN_VOLTAGE_SWING_800; | |
2305 | } | |
2306 | ||
2307 | static uint8_t | |
2308 | intel_dp_pre_emphasis_max(struct intel_dp *intel_dp, uint8_t voltage_swing) | |
2309 | { | |
30add22d | 2310 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
bc7d38a4 | 2311 | enum port port = dp_to_dig_port(intel_dp)->port; |
1a2eb460 | 2312 | |
9576c27f | 2313 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
d6c0d722 PZ |
2314 | switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) { |
2315 | case DP_TRAIN_VOLTAGE_SWING_400: | |
2316 | return DP_TRAIN_PRE_EMPHASIS_9_5; | |
2317 | case DP_TRAIN_VOLTAGE_SWING_600: | |
2318 | return DP_TRAIN_PRE_EMPHASIS_6; | |
2319 | case DP_TRAIN_VOLTAGE_SWING_800: | |
2320 | return DP_TRAIN_PRE_EMPHASIS_3_5; | |
2321 | case DP_TRAIN_VOLTAGE_SWING_1200: | |
2322 | default: | |
2323 | return DP_TRAIN_PRE_EMPHASIS_0; | |
2324 | } | |
e2fa6fba P |
2325 | } else if (IS_VALLEYVIEW(dev)) { |
2326 | switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
2327 | case DP_TRAIN_VOLTAGE_SWING_400: | |
2328 | return DP_TRAIN_PRE_EMPHASIS_9_5; | |
2329 | case DP_TRAIN_VOLTAGE_SWING_600: | |
2330 | return DP_TRAIN_PRE_EMPHASIS_6; | |
2331 | case DP_TRAIN_VOLTAGE_SWING_800: | |
2332 | return DP_TRAIN_PRE_EMPHASIS_3_5; | |
2333 | case DP_TRAIN_VOLTAGE_SWING_1200: | |
2334 | default: | |
2335 | return DP_TRAIN_PRE_EMPHASIS_0; | |
2336 | } | |
bc7d38a4 | 2337 | } else if (IS_GEN7(dev) && port == PORT_A) { |
1a2eb460 KP |
2338 | switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) { |
2339 | case DP_TRAIN_VOLTAGE_SWING_400: | |
2340 | return DP_TRAIN_PRE_EMPHASIS_6; | |
2341 | case DP_TRAIN_VOLTAGE_SWING_600: | |
2342 | case DP_TRAIN_VOLTAGE_SWING_800: | |
2343 | return DP_TRAIN_PRE_EMPHASIS_3_5; | |
2344 | default: | |
2345 | return DP_TRAIN_PRE_EMPHASIS_0; | |
2346 | } | |
2347 | } else { | |
2348 | switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
2349 | case DP_TRAIN_VOLTAGE_SWING_400: | |
2350 | return DP_TRAIN_PRE_EMPHASIS_6; | |
2351 | case DP_TRAIN_VOLTAGE_SWING_600: | |
2352 | return DP_TRAIN_PRE_EMPHASIS_6; | |
2353 | case DP_TRAIN_VOLTAGE_SWING_800: | |
2354 | return DP_TRAIN_PRE_EMPHASIS_3_5; | |
2355 | case DP_TRAIN_VOLTAGE_SWING_1200: | |
2356 | default: | |
2357 | return DP_TRAIN_PRE_EMPHASIS_0; | |
2358 | } | |
a4fc5ed6 KP |
2359 | } |
2360 | } | |
2361 | ||
e2fa6fba P |
2362 | static uint32_t intel_vlv_signal_levels(struct intel_dp *intel_dp) |
2363 | { | |
2364 | struct drm_device *dev = intel_dp_to_dev(intel_dp); | |
2365 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2366 | struct intel_digital_port *dport = dp_to_dig_port(intel_dp); | |
5e69f97f CML |
2367 | struct intel_crtc *intel_crtc = |
2368 | to_intel_crtc(dport->base.base.crtc); | |
e2fa6fba P |
2369 | unsigned long demph_reg_value, preemph_reg_value, |
2370 | uniqtranscale_reg_value; | |
2371 | uint8_t train_set = intel_dp->train_set[0]; | |
e4607fcf | 2372 | enum dpio_channel port = vlv_dport_to_channel(dport); |
5e69f97f | 2373 | int pipe = intel_crtc->pipe; |
e2fa6fba P |
2374 | |
2375 | switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) { | |
2376 | case DP_TRAIN_PRE_EMPHASIS_0: | |
2377 | preemph_reg_value = 0x0004000; | |
2378 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
2379 | case DP_TRAIN_VOLTAGE_SWING_400: | |
2380 | demph_reg_value = 0x2B405555; | |
2381 | uniqtranscale_reg_value = 0x552AB83A; | |
2382 | break; | |
2383 | case DP_TRAIN_VOLTAGE_SWING_600: | |
2384 | demph_reg_value = 0x2B404040; | |
2385 | uniqtranscale_reg_value = 0x5548B83A; | |
2386 | break; | |
2387 | case DP_TRAIN_VOLTAGE_SWING_800: | |
2388 | demph_reg_value = 0x2B245555; | |
2389 | uniqtranscale_reg_value = 0x5560B83A; | |
2390 | break; | |
2391 | case DP_TRAIN_VOLTAGE_SWING_1200: | |
2392 | demph_reg_value = 0x2B405555; | |
2393 | uniqtranscale_reg_value = 0x5598DA3A; | |
2394 | break; | |
2395 | default: | |
2396 | return 0; | |
2397 | } | |
2398 | break; | |
2399 | case DP_TRAIN_PRE_EMPHASIS_3_5: | |
2400 | preemph_reg_value = 0x0002000; | |
2401 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
2402 | case DP_TRAIN_VOLTAGE_SWING_400: | |
2403 | demph_reg_value = 0x2B404040; | |
2404 | uniqtranscale_reg_value = 0x5552B83A; | |
2405 | break; | |
2406 | case DP_TRAIN_VOLTAGE_SWING_600: | |
2407 | demph_reg_value = 0x2B404848; | |
2408 | uniqtranscale_reg_value = 0x5580B83A; | |
2409 | break; | |
2410 | case DP_TRAIN_VOLTAGE_SWING_800: | |
2411 | demph_reg_value = 0x2B404040; | |
2412 | uniqtranscale_reg_value = 0x55ADDA3A; | |
2413 | break; | |
2414 | default: | |
2415 | return 0; | |
2416 | } | |
2417 | break; | |
2418 | case DP_TRAIN_PRE_EMPHASIS_6: | |
2419 | preemph_reg_value = 0x0000000; | |
2420 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
2421 | case DP_TRAIN_VOLTAGE_SWING_400: | |
2422 | demph_reg_value = 0x2B305555; | |
2423 | uniqtranscale_reg_value = 0x5570B83A; | |
2424 | break; | |
2425 | case DP_TRAIN_VOLTAGE_SWING_600: | |
2426 | demph_reg_value = 0x2B2B4040; | |
2427 | uniqtranscale_reg_value = 0x55ADDA3A; | |
2428 | break; | |
2429 | default: | |
2430 | return 0; | |
2431 | } | |
2432 | break; | |
2433 | case DP_TRAIN_PRE_EMPHASIS_9_5: | |
2434 | preemph_reg_value = 0x0006000; | |
2435 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
2436 | case DP_TRAIN_VOLTAGE_SWING_400: | |
2437 | demph_reg_value = 0x1B405555; | |
2438 | uniqtranscale_reg_value = 0x55ADDA3A; | |
2439 | break; | |
2440 | default: | |
2441 | return 0; | |
2442 | } | |
2443 | break; | |
2444 | default: | |
2445 | return 0; | |
2446 | } | |
2447 | ||
0980a60f | 2448 | mutex_lock(&dev_priv->dpio_lock); |
ab3c759a CML |
2449 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW5(port), 0x00000000); |
2450 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW4(port), demph_reg_value); | |
2451 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW2(port), | |
e2fa6fba | 2452 | uniqtranscale_reg_value); |
ab3c759a CML |
2453 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW3(port), 0x0C782040); |
2454 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW11(port), 0x00030000); | |
2455 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW9(port), preemph_reg_value); | |
2456 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW5(port), 0x80000000); | |
0980a60f | 2457 | mutex_unlock(&dev_priv->dpio_lock); |
e2fa6fba P |
2458 | |
2459 | return 0; | |
2460 | } | |
2461 | ||
e4a1d846 CML |
2462 | static uint32_t intel_chv_signal_levels(struct intel_dp *intel_dp) |
2463 | { | |
2464 | struct drm_device *dev = intel_dp_to_dev(intel_dp); | |
2465 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2466 | struct intel_digital_port *dport = dp_to_dig_port(intel_dp); | |
2467 | struct intel_crtc *intel_crtc = to_intel_crtc(dport->base.base.crtc); | |
f72df8db | 2468 | u32 deemph_reg_value, margin_reg_value, val; |
e4a1d846 CML |
2469 | uint8_t train_set = intel_dp->train_set[0]; |
2470 | enum dpio_channel ch = vlv_dport_to_channel(dport); | |
f72df8db VS |
2471 | enum pipe pipe = intel_crtc->pipe; |
2472 | int i; | |
e4a1d846 CML |
2473 | |
2474 | switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) { | |
2475 | case DP_TRAIN_PRE_EMPHASIS_0: | |
2476 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
2477 | case DP_TRAIN_VOLTAGE_SWING_400: | |
2478 | deemph_reg_value = 128; | |
2479 | margin_reg_value = 52; | |
2480 | break; | |
2481 | case DP_TRAIN_VOLTAGE_SWING_600: | |
2482 | deemph_reg_value = 128; | |
2483 | margin_reg_value = 77; | |
2484 | break; | |
2485 | case DP_TRAIN_VOLTAGE_SWING_800: | |
2486 | deemph_reg_value = 128; | |
2487 | margin_reg_value = 102; | |
2488 | break; | |
2489 | case DP_TRAIN_VOLTAGE_SWING_1200: | |
2490 | deemph_reg_value = 128; | |
2491 | margin_reg_value = 154; | |
2492 | /* FIXME extra to set for 1200 */ | |
2493 | break; | |
2494 | default: | |
2495 | return 0; | |
2496 | } | |
2497 | break; | |
2498 | case DP_TRAIN_PRE_EMPHASIS_3_5: | |
2499 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
2500 | case DP_TRAIN_VOLTAGE_SWING_400: | |
2501 | deemph_reg_value = 85; | |
2502 | margin_reg_value = 78; | |
2503 | break; | |
2504 | case DP_TRAIN_VOLTAGE_SWING_600: | |
2505 | deemph_reg_value = 85; | |
2506 | margin_reg_value = 116; | |
2507 | break; | |
2508 | case DP_TRAIN_VOLTAGE_SWING_800: | |
2509 | deemph_reg_value = 85; | |
2510 | margin_reg_value = 154; | |
2511 | break; | |
2512 | default: | |
2513 | return 0; | |
2514 | } | |
2515 | break; | |
2516 | case DP_TRAIN_PRE_EMPHASIS_6: | |
2517 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
2518 | case DP_TRAIN_VOLTAGE_SWING_400: | |
2519 | deemph_reg_value = 64; | |
2520 | margin_reg_value = 104; | |
2521 | break; | |
2522 | case DP_TRAIN_VOLTAGE_SWING_600: | |
2523 | deemph_reg_value = 64; | |
2524 | margin_reg_value = 154; | |
2525 | break; | |
2526 | default: | |
2527 | return 0; | |
2528 | } | |
2529 | break; | |
2530 | case DP_TRAIN_PRE_EMPHASIS_9_5: | |
2531 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
2532 | case DP_TRAIN_VOLTAGE_SWING_400: | |
2533 | deemph_reg_value = 43; | |
2534 | margin_reg_value = 154; | |
2535 | break; | |
2536 | default: | |
2537 | return 0; | |
2538 | } | |
2539 | break; | |
2540 | default: | |
2541 | return 0; | |
2542 | } | |
2543 | ||
2544 | mutex_lock(&dev_priv->dpio_lock); | |
2545 | ||
2546 | /* Clear calc init */ | |
1966e59e VS |
2547 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW10(ch)); |
2548 | val &= ~(DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3); | |
2549 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW10(ch), val); | |
2550 | ||
2551 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW10(ch)); | |
2552 | val &= ~(DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3); | |
2553 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW10(ch), val); | |
e4a1d846 CML |
2554 | |
2555 | /* Program swing deemph */ | |
f72df8db VS |
2556 | for (i = 0; i < 4; i++) { |
2557 | val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW4(ch, i)); | |
2558 | val &= ~DPIO_SWING_DEEMPH9P5_MASK; | |
2559 | val |= deemph_reg_value << DPIO_SWING_DEEMPH9P5_SHIFT; | |
2560 | vlv_dpio_write(dev_priv, pipe, CHV_TX_DW4(ch, i), val); | |
2561 | } | |
e4a1d846 CML |
2562 | |
2563 | /* Program swing margin */ | |
f72df8db VS |
2564 | for (i = 0; i < 4; i++) { |
2565 | val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW2(ch, i)); | |
2566 | val &= ~DPIO_SWING_MARGIN_MASK; | |
2567 | val |= margin_reg_value << DPIO_SWING_MARGIN_SHIFT; | |
2568 | vlv_dpio_write(dev_priv, pipe, CHV_TX_DW2(ch, i), val); | |
2569 | } | |
e4a1d846 CML |
2570 | |
2571 | /* Disable unique transition scale */ | |
f72df8db VS |
2572 | for (i = 0; i < 4; i++) { |
2573 | val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW3(ch, i)); | |
2574 | val &= ~DPIO_TX_UNIQ_TRANS_SCALE_EN; | |
2575 | vlv_dpio_write(dev_priv, pipe, CHV_TX_DW3(ch, i), val); | |
2576 | } | |
e4a1d846 CML |
2577 | |
2578 | if (((train_set & DP_TRAIN_PRE_EMPHASIS_MASK) | |
2579 | == DP_TRAIN_PRE_EMPHASIS_0) && | |
2580 | ((train_set & DP_TRAIN_VOLTAGE_SWING_MASK) | |
2581 | == DP_TRAIN_VOLTAGE_SWING_1200)) { | |
2582 | ||
2583 | /* | |
2584 | * The document said it needs to set bit 27 for ch0 and bit 26 | |
2585 | * for ch1. Might be a typo in the doc. | |
2586 | * For now, for this unique transition scale selection, set bit | |
2587 | * 27 for ch0 and ch1. | |
2588 | */ | |
f72df8db VS |
2589 | for (i = 0; i < 4; i++) { |
2590 | val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW3(ch, i)); | |
2591 | val |= DPIO_TX_UNIQ_TRANS_SCALE_EN; | |
2592 | vlv_dpio_write(dev_priv, pipe, CHV_TX_DW3(ch, i), val); | |
2593 | } | |
e4a1d846 | 2594 | |
f72df8db VS |
2595 | for (i = 0; i < 4; i++) { |
2596 | val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW2(ch, i)); | |
2597 | val &= ~(0xff << DPIO_UNIQ_TRANS_SCALE_SHIFT); | |
2598 | val |= (0x9a << DPIO_UNIQ_TRANS_SCALE_SHIFT); | |
2599 | vlv_dpio_write(dev_priv, pipe, CHV_TX_DW2(ch, i), val); | |
2600 | } | |
e4a1d846 CML |
2601 | } |
2602 | ||
2603 | /* Start swing calculation */ | |
1966e59e VS |
2604 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW10(ch)); |
2605 | val |= DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3; | |
2606 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW10(ch), val); | |
2607 | ||
2608 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW10(ch)); | |
2609 | val |= DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3; | |
2610 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW10(ch), val); | |
e4a1d846 CML |
2611 | |
2612 | /* LRC Bypass */ | |
2613 | val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW30); | |
2614 | val |= DPIO_LRC_BYPASS; | |
2615 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW30, val); | |
2616 | ||
2617 | mutex_unlock(&dev_priv->dpio_lock); | |
2618 | ||
2619 | return 0; | |
2620 | } | |
2621 | ||
a4fc5ed6 | 2622 | static void |
0301b3ac JN |
2623 | intel_get_adjust_train(struct intel_dp *intel_dp, |
2624 | const uint8_t link_status[DP_LINK_STATUS_SIZE]) | |
a4fc5ed6 KP |
2625 | { |
2626 | uint8_t v = 0; | |
2627 | uint8_t p = 0; | |
2628 | int lane; | |
1a2eb460 KP |
2629 | uint8_t voltage_max; |
2630 | uint8_t preemph_max; | |
a4fc5ed6 | 2631 | |
33a34e4e | 2632 | for (lane = 0; lane < intel_dp->lane_count; lane++) { |
0f037bde DV |
2633 | uint8_t this_v = drm_dp_get_adjust_request_voltage(link_status, lane); |
2634 | uint8_t this_p = drm_dp_get_adjust_request_pre_emphasis(link_status, lane); | |
a4fc5ed6 KP |
2635 | |
2636 | if (this_v > v) | |
2637 | v = this_v; | |
2638 | if (this_p > p) | |
2639 | p = this_p; | |
2640 | } | |
2641 | ||
1a2eb460 | 2642 | voltage_max = intel_dp_voltage_max(intel_dp); |
417e822d KP |
2643 | if (v >= voltage_max) |
2644 | v = voltage_max | DP_TRAIN_MAX_SWING_REACHED; | |
a4fc5ed6 | 2645 | |
1a2eb460 KP |
2646 | preemph_max = intel_dp_pre_emphasis_max(intel_dp, v); |
2647 | if (p >= preemph_max) | |
2648 | p = preemph_max | DP_TRAIN_MAX_PRE_EMPHASIS_REACHED; | |
a4fc5ed6 KP |
2649 | |
2650 | for (lane = 0; lane < 4; lane++) | |
33a34e4e | 2651 | intel_dp->train_set[lane] = v | p; |
a4fc5ed6 KP |
2652 | } |
2653 | ||
2654 | static uint32_t | |
f0a3424e | 2655 | intel_gen4_signal_levels(uint8_t train_set) |
a4fc5ed6 | 2656 | { |
3cf2efb1 | 2657 | uint32_t signal_levels = 0; |
a4fc5ed6 | 2658 | |
3cf2efb1 | 2659 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { |
a4fc5ed6 KP |
2660 | case DP_TRAIN_VOLTAGE_SWING_400: |
2661 | default: | |
2662 | signal_levels |= DP_VOLTAGE_0_4; | |
2663 | break; | |
2664 | case DP_TRAIN_VOLTAGE_SWING_600: | |
2665 | signal_levels |= DP_VOLTAGE_0_6; | |
2666 | break; | |
2667 | case DP_TRAIN_VOLTAGE_SWING_800: | |
2668 | signal_levels |= DP_VOLTAGE_0_8; | |
2669 | break; | |
2670 | case DP_TRAIN_VOLTAGE_SWING_1200: | |
2671 | signal_levels |= DP_VOLTAGE_1_2; | |
2672 | break; | |
2673 | } | |
3cf2efb1 | 2674 | switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) { |
a4fc5ed6 KP |
2675 | case DP_TRAIN_PRE_EMPHASIS_0: |
2676 | default: | |
2677 | signal_levels |= DP_PRE_EMPHASIS_0; | |
2678 | break; | |
2679 | case DP_TRAIN_PRE_EMPHASIS_3_5: | |
2680 | signal_levels |= DP_PRE_EMPHASIS_3_5; | |
2681 | break; | |
2682 | case DP_TRAIN_PRE_EMPHASIS_6: | |
2683 | signal_levels |= DP_PRE_EMPHASIS_6; | |
2684 | break; | |
2685 | case DP_TRAIN_PRE_EMPHASIS_9_5: | |
2686 | signal_levels |= DP_PRE_EMPHASIS_9_5; | |
2687 | break; | |
2688 | } | |
2689 | return signal_levels; | |
2690 | } | |
2691 | ||
e3421a18 ZW |
2692 | /* Gen6's DP voltage swing and pre-emphasis control */ |
2693 | static uint32_t | |
2694 | intel_gen6_edp_signal_levels(uint8_t train_set) | |
2695 | { | |
3c5a62b5 YL |
2696 | int signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK | |
2697 | DP_TRAIN_PRE_EMPHASIS_MASK); | |
2698 | switch (signal_levels) { | |
e3421a18 | 2699 | case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_0: |
3c5a62b5 YL |
2700 | case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_0: |
2701 | return EDP_LINK_TRAIN_400_600MV_0DB_SNB_B; | |
2702 | case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_3_5: | |
2703 | return EDP_LINK_TRAIN_400MV_3_5DB_SNB_B; | |
e3421a18 | 2704 | case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_6: |
3c5a62b5 YL |
2705 | case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_6: |
2706 | return EDP_LINK_TRAIN_400_600MV_6DB_SNB_B; | |
e3421a18 | 2707 | case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_3_5: |
3c5a62b5 YL |
2708 | case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_3_5: |
2709 | return EDP_LINK_TRAIN_600_800MV_3_5DB_SNB_B; | |
e3421a18 | 2710 | case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_0: |
3c5a62b5 YL |
2711 | case DP_TRAIN_VOLTAGE_SWING_1200 | DP_TRAIN_PRE_EMPHASIS_0: |
2712 | return EDP_LINK_TRAIN_800_1200MV_0DB_SNB_B; | |
e3421a18 | 2713 | default: |
3c5a62b5 YL |
2714 | DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level:" |
2715 | "0x%x\n", signal_levels); | |
2716 | return EDP_LINK_TRAIN_400_600MV_0DB_SNB_B; | |
e3421a18 ZW |
2717 | } |
2718 | } | |
2719 | ||
1a2eb460 KP |
2720 | /* Gen7's DP voltage swing and pre-emphasis control */ |
2721 | static uint32_t | |
2722 | intel_gen7_edp_signal_levels(uint8_t train_set) | |
2723 | { | |
2724 | int signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK | | |
2725 | DP_TRAIN_PRE_EMPHASIS_MASK); | |
2726 | switch (signal_levels) { | |
2727 | case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_0: | |
2728 | return EDP_LINK_TRAIN_400MV_0DB_IVB; | |
2729 | case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_3_5: | |
2730 | return EDP_LINK_TRAIN_400MV_3_5DB_IVB; | |
2731 | case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_6: | |
2732 | return EDP_LINK_TRAIN_400MV_6DB_IVB; | |
2733 | ||
2734 | case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_0: | |
2735 | return EDP_LINK_TRAIN_600MV_0DB_IVB; | |
2736 | case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_3_5: | |
2737 | return EDP_LINK_TRAIN_600MV_3_5DB_IVB; | |
2738 | ||
2739 | case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_0: | |
2740 | return EDP_LINK_TRAIN_800MV_0DB_IVB; | |
2741 | case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_3_5: | |
2742 | return EDP_LINK_TRAIN_800MV_3_5DB_IVB; | |
2743 | ||
2744 | default: | |
2745 | DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level:" | |
2746 | "0x%x\n", signal_levels); | |
2747 | return EDP_LINK_TRAIN_500MV_0DB_IVB; | |
2748 | } | |
2749 | } | |
2750 | ||
d6c0d722 PZ |
2751 | /* Gen7.5's (HSW) DP voltage swing and pre-emphasis control */ |
2752 | static uint32_t | |
f0a3424e | 2753 | intel_hsw_signal_levels(uint8_t train_set) |
a4fc5ed6 | 2754 | { |
d6c0d722 PZ |
2755 | int signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK | |
2756 | DP_TRAIN_PRE_EMPHASIS_MASK); | |
2757 | switch (signal_levels) { | |
2758 | case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_0: | |
2759 | return DDI_BUF_EMP_400MV_0DB_HSW; | |
2760 | case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_3_5: | |
2761 | return DDI_BUF_EMP_400MV_3_5DB_HSW; | |
2762 | case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_6: | |
2763 | return DDI_BUF_EMP_400MV_6DB_HSW; | |
2764 | case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_9_5: | |
2765 | return DDI_BUF_EMP_400MV_9_5DB_HSW; | |
a4fc5ed6 | 2766 | |
d6c0d722 PZ |
2767 | case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_0: |
2768 | return DDI_BUF_EMP_600MV_0DB_HSW; | |
2769 | case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_3_5: | |
2770 | return DDI_BUF_EMP_600MV_3_5DB_HSW; | |
2771 | case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_6: | |
2772 | return DDI_BUF_EMP_600MV_6DB_HSW; | |
a4fc5ed6 | 2773 | |
d6c0d722 PZ |
2774 | case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_0: |
2775 | return DDI_BUF_EMP_800MV_0DB_HSW; | |
2776 | case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_3_5: | |
2777 | return DDI_BUF_EMP_800MV_3_5DB_HSW; | |
2778 | default: | |
2779 | DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level:" | |
2780 | "0x%x\n", signal_levels); | |
2781 | return DDI_BUF_EMP_400MV_0DB_HSW; | |
a4fc5ed6 | 2782 | } |
a4fc5ed6 KP |
2783 | } |
2784 | ||
f0a3424e PZ |
2785 | /* Properly updates "DP" with the correct signal levels. */ |
2786 | static void | |
2787 | intel_dp_set_signal_levels(struct intel_dp *intel_dp, uint32_t *DP) | |
2788 | { | |
2789 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
bc7d38a4 | 2790 | enum port port = intel_dig_port->port; |
f0a3424e PZ |
2791 | struct drm_device *dev = intel_dig_port->base.base.dev; |
2792 | uint32_t signal_levels, mask; | |
2793 | uint8_t train_set = intel_dp->train_set[0]; | |
2794 | ||
9576c27f | 2795 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
f0a3424e PZ |
2796 | signal_levels = intel_hsw_signal_levels(train_set); |
2797 | mask = DDI_BUF_EMP_MASK; | |
e4a1d846 CML |
2798 | } else if (IS_CHERRYVIEW(dev)) { |
2799 | signal_levels = intel_chv_signal_levels(intel_dp); | |
2800 | mask = 0; | |
e2fa6fba P |
2801 | } else if (IS_VALLEYVIEW(dev)) { |
2802 | signal_levels = intel_vlv_signal_levels(intel_dp); | |
2803 | mask = 0; | |
bc7d38a4 | 2804 | } else if (IS_GEN7(dev) && port == PORT_A) { |
f0a3424e PZ |
2805 | signal_levels = intel_gen7_edp_signal_levels(train_set); |
2806 | mask = EDP_LINK_TRAIN_VOL_EMP_MASK_IVB; | |
bc7d38a4 | 2807 | } else if (IS_GEN6(dev) && port == PORT_A) { |
f0a3424e PZ |
2808 | signal_levels = intel_gen6_edp_signal_levels(train_set); |
2809 | mask = EDP_LINK_TRAIN_VOL_EMP_MASK_SNB; | |
2810 | } else { | |
2811 | signal_levels = intel_gen4_signal_levels(train_set); | |
2812 | mask = DP_VOLTAGE_MASK | DP_PRE_EMPHASIS_MASK; | |
2813 | } | |
2814 | ||
2815 | DRM_DEBUG_KMS("Using signal levels %08x\n", signal_levels); | |
2816 | ||
2817 | *DP = (*DP & ~mask) | signal_levels; | |
2818 | } | |
2819 | ||
a4fc5ed6 | 2820 | static bool |
ea5b213a | 2821 | intel_dp_set_link_train(struct intel_dp *intel_dp, |
70aff66c | 2822 | uint32_t *DP, |
58e10eb9 | 2823 | uint8_t dp_train_pat) |
a4fc5ed6 | 2824 | { |
174edf1f PZ |
2825 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
2826 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
a4fc5ed6 | 2827 | struct drm_i915_private *dev_priv = dev->dev_private; |
174edf1f | 2828 | enum port port = intel_dig_port->port; |
2cdfe6c8 JN |
2829 | uint8_t buf[sizeof(intel_dp->train_set) + 1]; |
2830 | int ret, len; | |
a4fc5ed6 | 2831 | |
22b8bf17 | 2832 | if (HAS_DDI(dev)) { |
3ab9c637 | 2833 | uint32_t temp = I915_READ(DP_TP_CTL(port)); |
d6c0d722 PZ |
2834 | |
2835 | if (dp_train_pat & DP_LINK_SCRAMBLING_DISABLE) | |
2836 | temp |= DP_TP_CTL_SCRAMBLE_DISABLE; | |
2837 | else | |
2838 | temp &= ~DP_TP_CTL_SCRAMBLE_DISABLE; | |
2839 | ||
2840 | temp &= ~DP_TP_CTL_LINK_TRAIN_MASK; | |
2841 | switch (dp_train_pat & DP_TRAINING_PATTERN_MASK) { | |
2842 | case DP_TRAINING_PATTERN_DISABLE: | |
d6c0d722 PZ |
2843 | temp |= DP_TP_CTL_LINK_TRAIN_NORMAL; |
2844 | ||
2845 | break; | |
2846 | case DP_TRAINING_PATTERN_1: | |
2847 | temp |= DP_TP_CTL_LINK_TRAIN_PAT1; | |
2848 | break; | |
2849 | case DP_TRAINING_PATTERN_2: | |
2850 | temp |= DP_TP_CTL_LINK_TRAIN_PAT2; | |
2851 | break; | |
2852 | case DP_TRAINING_PATTERN_3: | |
2853 | temp |= DP_TP_CTL_LINK_TRAIN_PAT3; | |
2854 | break; | |
2855 | } | |
174edf1f | 2856 | I915_WRITE(DP_TP_CTL(port), temp); |
d6c0d722 | 2857 | |
bc7d38a4 | 2858 | } else if (HAS_PCH_CPT(dev) && (IS_GEN7(dev) || port != PORT_A)) { |
70aff66c | 2859 | *DP &= ~DP_LINK_TRAIN_MASK_CPT; |
47ea7542 PZ |
2860 | |
2861 | switch (dp_train_pat & DP_TRAINING_PATTERN_MASK) { | |
2862 | case DP_TRAINING_PATTERN_DISABLE: | |
70aff66c | 2863 | *DP |= DP_LINK_TRAIN_OFF_CPT; |
47ea7542 PZ |
2864 | break; |
2865 | case DP_TRAINING_PATTERN_1: | |
70aff66c | 2866 | *DP |= DP_LINK_TRAIN_PAT_1_CPT; |
47ea7542 PZ |
2867 | break; |
2868 | case DP_TRAINING_PATTERN_2: | |
70aff66c | 2869 | *DP |= DP_LINK_TRAIN_PAT_2_CPT; |
47ea7542 PZ |
2870 | break; |
2871 | case DP_TRAINING_PATTERN_3: | |
2872 | DRM_ERROR("DP training pattern 3 not supported\n"); | |
70aff66c | 2873 | *DP |= DP_LINK_TRAIN_PAT_2_CPT; |
47ea7542 PZ |
2874 | break; |
2875 | } | |
2876 | ||
2877 | } else { | |
70aff66c | 2878 | *DP &= ~DP_LINK_TRAIN_MASK; |
47ea7542 PZ |
2879 | |
2880 | switch (dp_train_pat & DP_TRAINING_PATTERN_MASK) { | |
2881 | case DP_TRAINING_PATTERN_DISABLE: | |
70aff66c | 2882 | *DP |= DP_LINK_TRAIN_OFF; |
47ea7542 PZ |
2883 | break; |
2884 | case DP_TRAINING_PATTERN_1: | |
70aff66c | 2885 | *DP |= DP_LINK_TRAIN_PAT_1; |
47ea7542 PZ |
2886 | break; |
2887 | case DP_TRAINING_PATTERN_2: | |
70aff66c | 2888 | *DP |= DP_LINK_TRAIN_PAT_2; |
47ea7542 PZ |
2889 | break; |
2890 | case DP_TRAINING_PATTERN_3: | |
2891 | DRM_ERROR("DP training pattern 3 not supported\n"); | |
70aff66c | 2892 | *DP |= DP_LINK_TRAIN_PAT_2; |
47ea7542 PZ |
2893 | break; |
2894 | } | |
2895 | } | |
2896 | ||
70aff66c | 2897 | I915_WRITE(intel_dp->output_reg, *DP); |
ea5b213a | 2898 | POSTING_READ(intel_dp->output_reg); |
a4fc5ed6 | 2899 | |
2cdfe6c8 JN |
2900 | buf[0] = dp_train_pat; |
2901 | if ((dp_train_pat & DP_TRAINING_PATTERN_MASK) == | |
47ea7542 | 2902 | DP_TRAINING_PATTERN_DISABLE) { |
2cdfe6c8 JN |
2903 | /* don't write DP_TRAINING_LANEx_SET on disable */ |
2904 | len = 1; | |
2905 | } else { | |
2906 | /* DP_TRAINING_LANEx_SET follow DP_TRAINING_PATTERN_SET */ | |
2907 | memcpy(buf + 1, intel_dp->train_set, intel_dp->lane_count); | |
2908 | len = intel_dp->lane_count + 1; | |
47ea7542 | 2909 | } |
a4fc5ed6 | 2910 | |
9d1a1031 JN |
2911 | ret = drm_dp_dpcd_write(&intel_dp->aux, DP_TRAINING_PATTERN_SET, |
2912 | buf, len); | |
2cdfe6c8 JN |
2913 | |
2914 | return ret == len; | |
a4fc5ed6 KP |
2915 | } |
2916 | ||
70aff66c JN |
2917 | static bool |
2918 | intel_dp_reset_link_train(struct intel_dp *intel_dp, uint32_t *DP, | |
2919 | uint8_t dp_train_pat) | |
2920 | { | |
953d22e8 | 2921 | memset(intel_dp->train_set, 0, sizeof(intel_dp->train_set)); |
70aff66c JN |
2922 | intel_dp_set_signal_levels(intel_dp, DP); |
2923 | return intel_dp_set_link_train(intel_dp, DP, dp_train_pat); | |
2924 | } | |
2925 | ||
2926 | static bool | |
2927 | intel_dp_update_link_train(struct intel_dp *intel_dp, uint32_t *DP, | |
0301b3ac | 2928 | const uint8_t link_status[DP_LINK_STATUS_SIZE]) |
70aff66c JN |
2929 | { |
2930 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
2931 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
2932 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2933 | int ret; | |
2934 | ||
2935 | intel_get_adjust_train(intel_dp, link_status); | |
2936 | intel_dp_set_signal_levels(intel_dp, DP); | |
2937 | ||
2938 | I915_WRITE(intel_dp->output_reg, *DP); | |
2939 | POSTING_READ(intel_dp->output_reg); | |
2940 | ||
9d1a1031 JN |
2941 | ret = drm_dp_dpcd_write(&intel_dp->aux, DP_TRAINING_LANE0_SET, |
2942 | intel_dp->train_set, intel_dp->lane_count); | |
70aff66c JN |
2943 | |
2944 | return ret == intel_dp->lane_count; | |
2945 | } | |
2946 | ||
3ab9c637 ID |
2947 | static void intel_dp_set_idle_link_train(struct intel_dp *intel_dp) |
2948 | { | |
2949 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
2950 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
2951 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2952 | enum port port = intel_dig_port->port; | |
2953 | uint32_t val; | |
2954 | ||
2955 | if (!HAS_DDI(dev)) | |
2956 | return; | |
2957 | ||
2958 | val = I915_READ(DP_TP_CTL(port)); | |
2959 | val &= ~DP_TP_CTL_LINK_TRAIN_MASK; | |
2960 | val |= DP_TP_CTL_LINK_TRAIN_IDLE; | |
2961 | I915_WRITE(DP_TP_CTL(port), val); | |
2962 | ||
2963 | /* | |
2964 | * On PORT_A we can have only eDP in SST mode. There the only reason | |
2965 | * we need to set idle transmission mode is to work around a HW issue | |
2966 | * where we enable the pipe while not in idle link-training mode. | |
2967 | * In this case there is requirement to wait for a minimum number of | |
2968 | * idle patterns to be sent. | |
2969 | */ | |
2970 | if (port == PORT_A) | |
2971 | return; | |
2972 | ||
2973 | if (wait_for((I915_READ(DP_TP_STATUS(port)) & DP_TP_STATUS_IDLE_DONE), | |
2974 | 1)) | |
2975 | DRM_ERROR("Timed out waiting for DP idle patterns\n"); | |
2976 | } | |
2977 | ||
33a34e4e | 2978 | /* Enable corresponding port and start training pattern 1 */ |
c19b0669 | 2979 | void |
33a34e4e | 2980 | intel_dp_start_link_train(struct intel_dp *intel_dp) |
a4fc5ed6 | 2981 | { |
da63a9f2 | 2982 | struct drm_encoder *encoder = &dp_to_dig_port(intel_dp)->base.base; |
c19b0669 | 2983 | struct drm_device *dev = encoder->dev; |
a4fc5ed6 KP |
2984 | int i; |
2985 | uint8_t voltage; | |
cdb0e95b | 2986 | int voltage_tries, loop_tries; |
ea5b213a | 2987 | uint32_t DP = intel_dp->DP; |
6aba5b6c | 2988 | uint8_t link_config[2]; |
a4fc5ed6 | 2989 | |
affa9354 | 2990 | if (HAS_DDI(dev)) |
c19b0669 PZ |
2991 | intel_ddi_prepare_link_retrain(encoder); |
2992 | ||
3cf2efb1 | 2993 | /* Write the link configuration data */ |
6aba5b6c JN |
2994 | link_config[0] = intel_dp->link_bw; |
2995 | link_config[1] = intel_dp->lane_count; | |
2996 | if (drm_dp_enhanced_frame_cap(intel_dp->dpcd)) | |
2997 | link_config[1] |= DP_LANE_COUNT_ENHANCED_FRAME_EN; | |
9d1a1031 | 2998 | drm_dp_dpcd_write(&intel_dp->aux, DP_LINK_BW_SET, link_config, 2); |
6aba5b6c JN |
2999 | |
3000 | link_config[0] = 0; | |
3001 | link_config[1] = DP_SET_ANSI_8B10B; | |
9d1a1031 | 3002 | drm_dp_dpcd_write(&intel_dp->aux, DP_DOWNSPREAD_CTRL, link_config, 2); |
a4fc5ed6 KP |
3003 | |
3004 | DP |= DP_PORT_EN; | |
1a2eb460 | 3005 | |
70aff66c JN |
3006 | /* clock recovery */ |
3007 | if (!intel_dp_reset_link_train(intel_dp, &DP, | |
3008 | DP_TRAINING_PATTERN_1 | | |
3009 | DP_LINK_SCRAMBLING_DISABLE)) { | |
3010 | DRM_ERROR("failed to enable link training\n"); | |
3011 | return; | |
3012 | } | |
3013 | ||
a4fc5ed6 | 3014 | voltage = 0xff; |
cdb0e95b KP |
3015 | voltage_tries = 0; |
3016 | loop_tries = 0; | |
a4fc5ed6 | 3017 | for (;;) { |
70aff66c | 3018 | uint8_t link_status[DP_LINK_STATUS_SIZE]; |
a4fc5ed6 | 3019 | |
a7c9655f | 3020 | drm_dp_link_train_clock_recovery_delay(intel_dp->dpcd); |
93f62dad KP |
3021 | if (!intel_dp_get_link_status(intel_dp, link_status)) { |
3022 | DRM_ERROR("failed to get link status\n"); | |
a4fc5ed6 | 3023 | break; |
93f62dad | 3024 | } |
a4fc5ed6 | 3025 | |
01916270 | 3026 | if (drm_dp_clock_recovery_ok(link_status, intel_dp->lane_count)) { |
93f62dad | 3027 | DRM_DEBUG_KMS("clock recovery OK\n"); |
3cf2efb1 CW |
3028 | break; |
3029 | } | |
3030 | ||
3031 | /* Check to see if we've tried the max voltage */ | |
3032 | for (i = 0; i < intel_dp->lane_count; i++) | |
3033 | if ((intel_dp->train_set[i] & DP_TRAIN_MAX_SWING_REACHED) == 0) | |
a4fc5ed6 | 3034 | break; |
3b4f819d | 3035 | if (i == intel_dp->lane_count) { |
b06fbda3 DV |
3036 | ++loop_tries; |
3037 | if (loop_tries == 5) { | |
3def84b3 | 3038 | DRM_ERROR("too many full retries, give up\n"); |
cdb0e95b KP |
3039 | break; |
3040 | } | |
70aff66c JN |
3041 | intel_dp_reset_link_train(intel_dp, &DP, |
3042 | DP_TRAINING_PATTERN_1 | | |
3043 | DP_LINK_SCRAMBLING_DISABLE); | |
cdb0e95b KP |
3044 | voltage_tries = 0; |
3045 | continue; | |
3046 | } | |
a4fc5ed6 | 3047 | |
3cf2efb1 | 3048 | /* Check to see if we've tried the same voltage 5 times */ |
b06fbda3 | 3049 | if ((intel_dp->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK) == voltage) { |
24773670 | 3050 | ++voltage_tries; |
b06fbda3 | 3051 | if (voltage_tries == 5) { |
3def84b3 | 3052 | DRM_ERROR("too many voltage retries, give up\n"); |
b06fbda3 DV |
3053 | break; |
3054 | } | |
3055 | } else | |
3056 | voltage_tries = 0; | |
3057 | voltage = intel_dp->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK; | |
a4fc5ed6 | 3058 | |
70aff66c JN |
3059 | /* Update training set as requested by target */ |
3060 | if (!intel_dp_update_link_train(intel_dp, &DP, link_status)) { | |
3061 | DRM_ERROR("failed to update link training\n"); | |
3062 | break; | |
3063 | } | |
a4fc5ed6 KP |
3064 | } |
3065 | ||
33a34e4e JB |
3066 | intel_dp->DP = DP; |
3067 | } | |
3068 | ||
c19b0669 | 3069 | void |
33a34e4e JB |
3070 | intel_dp_complete_link_train(struct intel_dp *intel_dp) |
3071 | { | |
33a34e4e | 3072 | bool channel_eq = false; |
37f80975 | 3073 | int tries, cr_tries; |
33a34e4e | 3074 | uint32_t DP = intel_dp->DP; |
06ea66b6 TP |
3075 | uint32_t training_pattern = DP_TRAINING_PATTERN_2; |
3076 | ||
3077 | /* Training Pattern 3 for HBR2 ot 1.2 devices that support it*/ | |
3078 | if (intel_dp->link_bw == DP_LINK_BW_5_4 || intel_dp->use_tps3) | |
3079 | training_pattern = DP_TRAINING_PATTERN_3; | |
33a34e4e | 3080 | |
a4fc5ed6 | 3081 | /* channel equalization */ |
70aff66c | 3082 | if (!intel_dp_set_link_train(intel_dp, &DP, |
06ea66b6 | 3083 | training_pattern | |
70aff66c JN |
3084 | DP_LINK_SCRAMBLING_DISABLE)) { |
3085 | DRM_ERROR("failed to start channel equalization\n"); | |
3086 | return; | |
3087 | } | |
3088 | ||
a4fc5ed6 | 3089 | tries = 0; |
37f80975 | 3090 | cr_tries = 0; |
a4fc5ed6 KP |
3091 | channel_eq = false; |
3092 | for (;;) { | |
70aff66c | 3093 | uint8_t link_status[DP_LINK_STATUS_SIZE]; |
e3421a18 | 3094 | |
37f80975 JB |
3095 | if (cr_tries > 5) { |
3096 | DRM_ERROR("failed to train DP, aborting\n"); | |
37f80975 JB |
3097 | break; |
3098 | } | |
3099 | ||
a7c9655f | 3100 | drm_dp_link_train_channel_eq_delay(intel_dp->dpcd); |
70aff66c JN |
3101 | if (!intel_dp_get_link_status(intel_dp, link_status)) { |
3102 | DRM_ERROR("failed to get link status\n"); | |
a4fc5ed6 | 3103 | break; |
70aff66c | 3104 | } |
a4fc5ed6 | 3105 | |
37f80975 | 3106 | /* Make sure clock is still ok */ |
01916270 | 3107 | if (!drm_dp_clock_recovery_ok(link_status, intel_dp->lane_count)) { |
37f80975 | 3108 | intel_dp_start_link_train(intel_dp); |
70aff66c | 3109 | intel_dp_set_link_train(intel_dp, &DP, |
06ea66b6 | 3110 | training_pattern | |
70aff66c | 3111 | DP_LINK_SCRAMBLING_DISABLE); |
37f80975 JB |
3112 | cr_tries++; |
3113 | continue; | |
3114 | } | |
3115 | ||
1ffdff13 | 3116 | if (drm_dp_channel_eq_ok(link_status, intel_dp->lane_count)) { |
3cf2efb1 CW |
3117 | channel_eq = true; |
3118 | break; | |
3119 | } | |
a4fc5ed6 | 3120 | |
37f80975 JB |
3121 | /* Try 5 times, then try clock recovery if that fails */ |
3122 | if (tries > 5) { | |
3123 | intel_dp_link_down(intel_dp); | |
3124 | intel_dp_start_link_train(intel_dp); | |
70aff66c | 3125 | intel_dp_set_link_train(intel_dp, &DP, |
06ea66b6 | 3126 | training_pattern | |
70aff66c | 3127 | DP_LINK_SCRAMBLING_DISABLE); |
37f80975 JB |
3128 | tries = 0; |
3129 | cr_tries++; | |
3130 | continue; | |
3131 | } | |
a4fc5ed6 | 3132 | |
70aff66c JN |
3133 | /* Update training set as requested by target */ |
3134 | if (!intel_dp_update_link_train(intel_dp, &DP, link_status)) { | |
3135 | DRM_ERROR("failed to update link training\n"); | |
3136 | break; | |
3137 | } | |
3cf2efb1 | 3138 | ++tries; |
869184a6 | 3139 | } |
3cf2efb1 | 3140 | |
3ab9c637 ID |
3141 | intel_dp_set_idle_link_train(intel_dp); |
3142 | ||
3143 | intel_dp->DP = DP; | |
3144 | ||
d6c0d722 | 3145 | if (channel_eq) |
07f42258 | 3146 | DRM_DEBUG_KMS("Channel EQ done. DP Training successful\n"); |
d6c0d722 | 3147 | |
3ab9c637 ID |
3148 | } |
3149 | ||
3150 | void intel_dp_stop_link_train(struct intel_dp *intel_dp) | |
3151 | { | |
70aff66c | 3152 | intel_dp_set_link_train(intel_dp, &intel_dp->DP, |
3ab9c637 | 3153 | DP_TRAINING_PATTERN_DISABLE); |
a4fc5ed6 KP |
3154 | } |
3155 | ||
3156 | static void | |
ea5b213a | 3157 | intel_dp_link_down(struct intel_dp *intel_dp) |
a4fc5ed6 | 3158 | { |
da63a9f2 | 3159 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
bc7d38a4 | 3160 | enum port port = intel_dig_port->port; |
da63a9f2 | 3161 | struct drm_device *dev = intel_dig_port->base.base.dev; |
a4fc5ed6 | 3162 | struct drm_i915_private *dev_priv = dev->dev_private; |
ab527efc DV |
3163 | struct intel_crtc *intel_crtc = |
3164 | to_intel_crtc(intel_dig_port->base.base.crtc); | |
ea5b213a | 3165 | uint32_t DP = intel_dp->DP; |
a4fc5ed6 | 3166 | |
bc76e320 | 3167 | if (WARN_ON(HAS_DDI(dev))) |
c19b0669 PZ |
3168 | return; |
3169 | ||
0c33d8d7 | 3170 | if (WARN_ON((I915_READ(intel_dp->output_reg) & DP_PORT_EN) == 0)) |
1b39d6f3 CW |
3171 | return; |
3172 | ||
28c97730 | 3173 | DRM_DEBUG_KMS("\n"); |
32f9d658 | 3174 | |
bc7d38a4 | 3175 | if (HAS_PCH_CPT(dev) && (IS_GEN7(dev) || port != PORT_A)) { |
e3421a18 | 3176 | DP &= ~DP_LINK_TRAIN_MASK_CPT; |
ea5b213a | 3177 | I915_WRITE(intel_dp->output_reg, DP | DP_LINK_TRAIN_PAT_IDLE_CPT); |
e3421a18 ZW |
3178 | } else { |
3179 | DP &= ~DP_LINK_TRAIN_MASK; | |
ea5b213a | 3180 | I915_WRITE(intel_dp->output_reg, DP | DP_LINK_TRAIN_PAT_IDLE); |
e3421a18 | 3181 | } |
fe255d00 | 3182 | POSTING_READ(intel_dp->output_reg); |
5eb08b69 | 3183 | |
493a7081 | 3184 | if (HAS_PCH_IBX(dev) && |
1b39d6f3 | 3185 | I915_READ(intel_dp->output_reg) & DP_PIPEB_SELECT) { |
da63a9f2 | 3186 | struct drm_crtc *crtc = intel_dig_port->base.base.crtc; |
31acbcc4 | 3187 | |
5bddd17f EA |
3188 | /* Hardware workaround: leaving our transcoder select |
3189 | * set to transcoder B while it's off will prevent the | |
3190 | * corresponding HDMI output on transcoder A. | |
3191 | * | |
3192 | * Combine this with another hardware workaround: | |
3193 | * transcoder select bit can only be cleared while the | |
3194 | * port is enabled. | |
3195 | */ | |
3196 | DP &= ~DP_PIPEB_SELECT; | |
3197 | I915_WRITE(intel_dp->output_reg, DP); | |
3198 | ||
3199 | /* Changes to enable or select take place the vblank | |
3200 | * after being written. | |
3201 | */ | |
ff50afe9 DV |
3202 | if (WARN_ON(crtc == NULL)) { |
3203 | /* We should never try to disable a port without a crtc | |
3204 | * attached. For paranoia keep the code around for a | |
3205 | * bit. */ | |
31acbcc4 CW |
3206 | POSTING_READ(intel_dp->output_reg); |
3207 | msleep(50); | |
3208 | } else | |
ab527efc | 3209 | intel_wait_for_vblank(dev, intel_crtc->pipe); |
5bddd17f EA |
3210 | } |
3211 | ||
832afda6 | 3212 | DP &= ~DP_AUDIO_OUTPUT_ENABLE; |
ea5b213a CW |
3213 | I915_WRITE(intel_dp->output_reg, DP & ~DP_PORT_EN); |
3214 | POSTING_READ(intel_dp->output_reg); | |
f01eca2e | 3215 | msleep(intel_dp->panel_power_down_delay); |
a4fc5ed6 KP |
3216 | } |
3217 | ||
26d61aad KP |
3218 | static bool |
3219 | intel_dp_get_dpcd(struct intel_dp *intel_dp) | |
92fd8fd1 | 3220 | { |
a031d709 RV |
3221 | struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp); |
3222 | struct drm_device *dev = dig_port->base.base.dev; | |
3223 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3224 | ||
577c7a50 DL |
3225 | char dpcd_hex_dump[sizeof(intel_dp->dpcd) * 3]; |
3226 | ||
9d1a1031 JN |
3227 | if (intel_dp_dpcd_read_wake(&intel_dp->aux, 0x000, intel_dp->dpcd, |
3228 | sizeof(intel_dp->dpcd)) < 0) | |
edb39244 | 3229 | return false; /* aux transfer failed */ |
92fd8fd1 | 3230 | |
577c7a50 DL |
3231 | hex_dump_to_buffer(intel_dp->dpcd, sizeof(intel_dp->dpcd), |
3232 | 32, 1, dpcd_hex_dump, sizeof(dpcd_hex_dump), false); | |
3233 | DRM_DEBUG_KMS("DPCD: %s\n", dpcd_hex_dump); | |
3234 | ||
edb39244 AJ |
3235 | if (intel_dp->dpcd[DP_DPCD_REV] == 0) |
3236 | return false; /* DPCD not present */ | |
3237 | ||
2293bb5c SK |
3238 | /* Check if the panel supports PSR */ |
3239 | memset(intel_dp->psr_dpcd, 0, sizeof(intel_dp->psr_dpcd)); | |
50003939 | 3240 | if (is_edp(intel_dp)) { |
9d1a1031 JN |
3241 | intel_dp_dpcd_read_wake(&intel_dp->aux, DP_PSR_SUPPORT, |
3242 | intel_dp->psr_dpcd, | |
3243 | sizeof(intel_dp->psr_dpcd)); | |
a031d709 RV |
3244 | if (intel_dp->psr_dpcd[0] & DP_PSR_IS_SUPPORTED) { |
3245 | dev_priv->psr.sink_support = true; | |
50003939 | 3246 | DRM_DEBUG_KMS("Detected EDP PSR Panel.\n"); |
a031d709 | 3247 | } |
50003939 JN |
3248 | } |
3249 | ||
06ea66b6 TP |
3250 | /* Training Pattern 3 support */ |
3251 | if (intel_dp->dpcd[DP_DPCD_REV] >= 0x12 && | |
3252 | intel_dp->dpcd[DP_MAX_LANE_COUNT] & DP_TPS3_SUPPORTED) { | |
3253 | intel_dp->use_tps3 = true; | |
3254 | DRM_DEBUG_KMS("Displayport TPS3 supported"); | |
3255 | } else | |
3256 | intel_dp->use_tps3 = false; | |
3257 | ||
edb39244 AJ |
3258 | if (!(intel_dp->dpcd[DP_DOWNSTREAMPORT_PRESENT] & |
3259 | DP_DWN_STRM_PORT_PRESENT)) | |
3260 | return true; /* native DP sink */ | |
3261 | ||
3262 | if (intel_dp->dpcd[DP_DPCD_REV] == 0x10) | |
3263 | return true; /* no per-port downstream info */ | |
3264 | ||
9d1a1031 JN |
3265 | if (intel_dp_dpcd_read_wake(&intel_dp->aux, DP_DOWNSTREAM_PORT_0, |
3266 | intel_dp->downstream_ports, | |
3267 | DP_MAX_DOWNSTREAM_PORTS) < 0) | |
edb39244 AJ |
3268 | return false; /* downstream port status fetch failed */ |
3269 | ||
3270 | return true; | |
92fd8fd1 KP |
3271 | } |
3272 | ||
0d198328 AJ |
3273 | static void |
3274 | intel_dp_probe_oui(struct intel_dp *intel_dp) | |
3275 | { | |
3276 | u8 buf[3]; | |
3277 | ||
3278 | if (!(intel_dp->dpcd[DP_DOWN_STREAM_PORT_COUNT] & DP_OUI_SUPPORT)) | |
3279 | return; | |
3280 | ||
24f3e092 | 3281 | intel_edp_panel_vdd_on(intel_dp); |
351cfc34 | 3282 | |
9d1a1031 | 3283 | if (intel_dp_dpcd_read_wake(&intel_dp->aux, DP_SINK_OUI, buf, 3) == 3) |
0d198328 AJ |
3284 | DRM_DEBUG_KMS("Sink OUI: %02hx%02hx%02hx\n", |
3285 | buf[0], buf[1], buf[2]); | |
3286 | ||
9d1a1031 | 3287 | if (intel_dp_dpcd_read_wake(&intel_dp->aux, DP_BRANCH_OUI, buf, 3) == 3) |
0d198328 AJ |
3288 | DRM_DEBUG_KMS("Branch OUI: %02hx%02hx%02hx\n", |
3289 | buf[0], buf[1], buf[2]); | |
351cfc34 | 3290 | |
4be73780 | 3291 | edp_panel_vdd_off(intel_dp, false); |
0d198328 AJ |
3292 | } |
3293 | ||
d2e216d0 RV |
3294 | int intel_dp_sink_crc(struct intel_dp *intel_dp, u8 *crc) |
3295 | { | |
3296 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
3297 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
3298 | struct intel_crtc *intel_crtc = | |
3299 | to_intel_crtc(intel_dig_port->base.base.crtc); | |
3300 | u8 buf[1]; | |
3301 | ||
9d1a1031 | 3302 | if (drm_dp_dpcd_readb(&intel_dp->aux, DP_TEST_SINK_MISC, buf) < 0) |
d2e216d0 RV |
3303 | return -EAGAIN; |
3304 | ||
3305 | if (!(buf[0] & DP_TEST_CRC_SUPPORTED)) | |
3306 | return -ENOTTY; | |
3307 | ||
9d1a1031 JN |
3308 | if (drm_dp_dpcd_writeb(&intel_dp->aux, DP_TEST_SINK, |
3309 | DP_TEST_SINK_START) < 0) | |
d2e216d0 RV |
3310 | return -EAGAIN; |
3311 | ||
3312 | /* Wait 2 vblanks to be sure we will have the correct CRC value */ | |
3313 | intel_wait_for_vblank(dev, intel_crtc->pipe); | |
3314 | intel_wait_for_vblank(dev, intel_crtc->pipe); | |
3315 | ||
9d1a1031 | 3316 | if (drm_dp_dpcd_read(&intel_dp->aux, DP_TEST_CRC_R_CR, crc, 6) < 0) |
d2e216d0 RV |
3317 | return -EAGAIN; |
3318 | ||
9d1a1031 | 3319 | drm_dp_dpcd_writeb(&intel_dp->aux, DP_TEST_SINK, 0); |
d2e216d0 RV |
3320 | return 0; |
3321 | } | |
3322 | ||
a60f0e38 JB |
3323 | static bool |
3324 | intel_dp_get_sink_irq(struct intel_dp *intel_dp, u8 *sink_irq_vector) | |
3325 | { | |
9d1a1031 JN |
3326 | return intel_dp_dpcd_read_wake(&intel_dp->aux, |
3327 | DP_DEVICE_SERVICE_IRQ_VECTOR, | |
3328 | sink_irq_vector, 1) == 1; | |
a60f0e38 JB |
3329 | } |
3330 | ||
3331 | static void | |
3332 | intel_dp_handle_test_request(struct intel_dp *intel_dp) | |
3333 | { | |
3334 | /* NAK by default */ | |
9d1a1031 | 3335 | drm_dp_dpcd_writeb(&intel_dp->aux, DP_TEST_RESPONSE, DP_TEST_NAK); |
a60f0e38 JB |
3336 | } |
3337 | ||
a4fc5ed6 KP |
3338 | /* |
3339 | * According to DP spec | |
3340 | * 5.1.2: | |
3341 | * 1. Read DPCD | |
3342 | * 2. Configure link according to Receiver Capabilities | |
3343 | * 3. Use Link Training from 2.5.3.3 and 3.5.1.3 | |
3344 | * 4. Check link status on receipt of hot-plug interrupt | |
3345 | */ | |
3346 | ||
00c09d70 | 3347 | void |
ea5b213a | 3348 | intel_dp_check_link_status(struct intel_dp *intel_dp) |
a4fc5ed6 | 3349 | { |
da63a9f2 | 3350 | struct intel_encoder *intel_encoder = &dp_to_dig_port(intel_dp)->base; |
a60f0e38 | 3351 | u8 sink_irq_vector; |
93f62dad | 3352 | u8 link_status[DP_LINK_STATUS_SIZE]; |
a60f0e38 | 3353 | |
6e9f798d | 3354 | /* FIXME: This access isn't protected by any locks. */ |
da63a9f2 | 3355 | if (!intel_encoder->connectors_active) |
d2b996ac | 3356 | return; |
59cd09e1 | 3357 | |
da63a9f2 | 3358 | if (WARN_ON(!intel_encoder->base.crtc)) |
a4fc5ed6 KP |
3359 | return; |
3360 | ||
92fd8fd1 | 3361 | /* Try to read receiver status if the link appears to be up */ |
93f62dad | 3362 | if (!intel_dp_get_link_status(intel_dp, link_status)) { |
a4fc5ed6 KP |
3363 | return; |
3364 | } | |
3365 | ||
92fd8fd1 | 3366 | /* Now read the DPCD to see if it's actually running */ |
26d61aad | 3367 | if (!intel_dp_get_dpcd(intel_dp)) { |
59cd09e1 JB |
3368 | return; |
3369 | } | |
3370 | ||
a60f0e38 JB |
3371 | /* Try to read the source of the interrupt */ |
3372 | if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11 && | |
3373 | intel_dp_get_sink_irq(intel_dp, &sink_irq_vector)) { | |
3374 | /* Clear interrupt source */ | |
9d1a1031 JN |
3375 | drm_dp_dpcd_writeb(&intel_dp->aux, |
3376 | DP_DEVICE_SERVICE_IRQ_VECTOR, | |
3377 | sink_irq_vector); | |
a60f0e38 JB |
3378 | |
3379 | if (sink_irq_vector & DP_AUTOMATED_TEST_REQUEST) | |
3380 | intel_dp_handle_test_request(intel_dp); | |
3381 | if (sink_irq_vector & (DP_CP_IRQ | DP_SINK_SPECIFIC_IRQ)) | |
3382 | DRM_DEBUG_DRIVER("CP or sink specific irq unhandled\n"); | |
3383 | } | |
3384 | ||
1ffdff13 | 3385 | if (!drm_dp_channel_eq_ok(link_status, intel_dp->lane_count)) { |
92fd8fd1 | 3386 | DRM_DEBUG_KMS("%s: channel EQ not ok, retraining\n", |
8e329a03 | 3387 | intel_encoder->base.name); |
33a34e4e JB |
3388 | intel_dp_start_link_train(intel_dp); |
3389 | intel_dp_complete_link_train(intel_dp); | |
3ab9c637 | 3390 | intel_dp_stop_link_train(intel_dp); |
33a34e4e | 3391 | } |
a4fc5ed6 | 3392 | } |
a4fc5ed6 | 3393 | |
caf9ab24 | 3394 | /* XXX this is probably wrong for multiple downstream ports */ |
71ba9000 | 3395 | static enum drm_connector_status |
26d61aad | 3396 | intel_dp_detect_dpcd(struct intel_dp *intel_dp) |
71ba9000 | 3397 | { |
caf9ab24 | 3398 | uint8_t *dpcd = intel_dp->dpcd; |
caf9ab24 AJ |
3399 | uint8_t type; |
3400 | ||
3401 | if (!intel_dp_get_dpcd(intel_dp)) | |
3402 | return connector_status_disconnected; | |
3403 | ||
3404 | /* if there's no downstream port, we're done */ | |
3405 | if (!(dpcd[DP_DOWNSTREAMPORT_PRESENT] & DP_DWN_STRM_PORT_PRESENT)) | |
26d61aad | 3406 | return connector_status_connected; |
caf9ab24 AJ |
3407 | |
3408 | /* If we're HPD-aware, SINK_COUNT changes dynamically */ | |
c9ff160b JN |
3409 | if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11 && |
3410 | intel_dp->downstream_ports[0] & DP_DS_PORT_HPD) { | |
23235177 | 3411 | uint8_t reg; |
9d1a1031 JN |
3412 | |
3413 | if (intel_dp_dpcd_read_wake(&intel_dp->aux, DP_SINK_COUNT, | |
3414 | ®, 1) < 0) | |
caf9ab24 | 3415 | return connector_status_unknown; |
9d1a1031 | 3416 | |
23235177 AJ |
3417 | return DP_GET_SINK_COUNT(reg) ? connector_status_connected |
3418 | : connector_status_disconnected; | |
caf9ab24 AJ |
3419 | } |
3420 | ||
3421 | /* If no HPD, poke DDC gently */ | |
0b99836f | 3422 | if (drm_probe_ddc(&intel_dp->aux.ddc)) |
26d61aad | 3423 | return connector_status_connected; |
caf9ab24 AJ |
3424 | |
3425 | /* Well we tried, say unknown for unreliable port types */ | |
c9ff160b JN |
3426 | if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11) { |
3427 | type = intel_dp->downstream_ports[0] & DP_DS_PORT_TYPE_MASK; | |
3428 | if (type == DP_DS_PORT_TYPE_VGA || | |
3429 | type == DP_DS_PORT_TYPE_NON_EDID) | |
3430 | return connector_status_unknown; | |
3431 | } else { | |
3432 | type = intel_dp->dpcd[DP_DOWNSTREAMPORT_PRESENT] & | |
3433 | DP_DWN_STRM_PORT_TYPE_MASK; | |
3434 | if (type == DP_DWN_STRM_PORT_TYPE_ANALOG || | |
3435 | type == DP_DWN_STRM_PORT_TYPE_OTHER) | |
3436 | return connector_status_unknown; | |
3437 | } | |
caf9ab24 AJ |
3438 | |
3439 | /* Anything else is out of spec, warn and ignore */ | |
3440 | DRM_DEBUG_KMS("Broken DP branch device, ignoring\n"); | |
26d61aad | 3441 | return connector_status_disconnected; |
71ba9000 AJ |
3442 | } |
3443 | ||
5eb08b69 | 3444 | static enum drm_connector_status |
a9756bb5 | 3445 | ironlake_dp_detect(struct intel_dp *intel_dp) |
5eb08b69 | 3446 | { |
30add22d | 3447 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
1b469639 DL |
3448 | struct drm_i915_private *dev_priv = dev->dev_private; |
3449 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
5eb08b69 ZW |
3450 | enum drm_connector_status status; |
3451 | ||
fe16d949 CW |
3452 | /* Can't disconnect eDP, but you can close the lid... */ |
3453 | if (is_edp(intel_dp)) { | |
30add22d | 3454 | status = intel_panel_detect(dev); |
fe16d949 CW |
3455 | if (status == connector_status_unknown) |
3456 | status = connector_status_connected; | |
3457 | return status; | |
3458 | } | |
01cb9ea6 | 3459 | |
1b469639 DL |
3460 | if (!ibx_digital_port_connected(dev_priv, intel_dig_port)) |
3461 | return connector_status_disconnected; | |
3462 | ||
26d61aad | 3463 | return intel_dp_detect_dpcd(intel_dp); |
5eb08b69 ZW |
3464 | } |
3465 | ||
a4fc5ed6 | 3466 | static enum drm_connector_status |
a9756bb5 | 3467 | g4x_dp_detect(struct intel_dp *intel_dp) |
a4fc5ed6 | 3468 | { |
30add22d | 3469 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
a4fc5ed6 | 3470 | struct drm_i915_private *dev_priv = dev->dev_private; |
34f2be46 | 3471 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
10f76a38 | 3472 | uint32_t bit; |
5eb08b69 | 3473 | |
35aad75f JB |
3474 | /* Can't disconnect eDP, but you can close the lid... */ |
3475 | if (is_edp(intel_dp)) { | |
3476 | enum drm_connector_status status; | |
3477 | ||
3478 | status = intel_panel_detect(dev); | |
3479 | if (status == connector_status_unknown) | |
3480 | status = connector_status_connected; | |
3481 | return status; | |
3482 | } | |
3483 | ||
232a6ee9 TP |
3484 | if (IS_VALLEYVIEW(dev)) { |
3485 | switch (intel_dig_port->port) { | |
3486 | case PORT_B: | |
3487 | bit = PORTB_HOTPLUG_LIVE_STATUS_VLV; | |
3488 | break; | |
3489 | case PORT_C: | |
3490 | bit = PORTC_HOTPLUG_LIVE_STATUS_VLV; | |
3491 | break; | |
3492 | case PORT_D: | |
3493 | bit = PORTD_HOTPLUG_LIVE_STATUS_VLV; | |
3494 | break; | |
3495 | default: | |
3496 | return connector_status_unknown; | |
3497 | } | |
3498 | } else { | |
3499 | switch (intel_dig_port->port) { | |
3500 | case PORT_B: | |
3501 | bit = PORTB_HOTPLUG_LIVE_STATUS_G4X; | |
3502 | break; | |
3503 | case PORT_C: | |
3504 | bit = PORTC_HOTPLUG_LIVE_STATUS_G4X; | |
3505 | break; | |
3506 | case PORT_D: | |
3507 | bit = PORTD_HOTPLUG_LIVE_STATUS_G4X; | |
3508 | break; | |
3509 | default: | |
3510 | return connector_status_unknown; | |
3511 | } | |
a4fc5ed6 KP |
3512 | } |
3513 | ||
10f76a38 | 3514 | if ((I915_READ(PORT_HOTPLUG_STAT) & bit) == 0) |
a4fc5ed6 KP |
3515 | return connector_status_disconnected; |
3516 | ||
26d61aad | 3517 | return intel_dp_detect_dpcd(intel_dp); |
a9756bb5 ZW |
3518 | } |
3519 | ||
8c241fef KP |
3520 | static struct edid * |
3521 | intel_dp_get_edid(struct drm_connector *connector, struct i2c_adapter *adapter) | |
3522 | { | |
9cd300e0 | 3523 | struct intel_connector *intel_connector = to_intel_connector(connector); |
d6f24d0f | 3524 | |
9cd300e0 JN |
3525 | /* use cached edid if we have one */ |
3526 | if (intel_connector->edid) { | |
9cd300e0 JN |
3527 | /* invalid edid */ |
3528 | if (IS_ERR(intel_connector->edid)) | |
d6f24d0f JB |
3529 | return NULL; |
3530 | ||
55e9edeb | 3531 | return drm_edid_duplicate(intel_connector->edid); |
d6f24d0f | 3532 | } |
8c241fef | 3533 | |
9cd300e0 | 3534 | return drm_get_edid(connector, adapter); |
8c241fef KP |
3535 | } |
3536 | ||
3537 | static int | |
3538 | intel_dp_get_edid_modes(struct drm_connector *connector, struct i2c_adapter *adapter) | |
3539 | { | |
9cd300e0 | 3540 | struct intel_connector *intel_connector = to_intel_connector(connector); |
8c241fef | 3541 | |
9cd300e0 JN |
3542 | /* use cached edid if we have one */ |
3543 | if (intel_connector->edid) { | |
3544 | /* invalid edid */ | |
3545 | if (IS_ERR(intel_connector->edid)) | |
3546 | return 0; | |
3547 | ||
3548 | return intel_connector_update_modes(connector, | |
3549 | intel_connector->edid); | |
d6f24d0f JB |
3550 | } |
3551 | ||
9cd300e0 | 3552 | return intel_ddc_get_modes(connector, adapter); |
8c241fef KP |
3553 | } |
3554 | ||
a9756bb5 ZW |
3555 | static enum drm_connector_status |
3556 | intel_dp_detect(struct drm_connector *connector, bool force) | |
3557 | { | |
3558 | struct intel_dp *intel_dp = intel_attached_dp(connector); | |
d63885da PZ |
3559 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
3560 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
fa90ecef | 3561 | struct drm_device *dev = connector->dev; |
c8c8fb33 | 3562 | struct drm_i915_private *dev_priv = dev->dev_private; |
a9756bb5 | 3563 | enum drm_connector_status status; |
671dedd2 | 3564 | enum intel_display_power_domain power_domain; |
a9756bb5 ZW |
3565 | struct edid *edid = NULL; |
3566 | ||
c8c8fb33 PZ |
3567 | intel_runtime_pm_get(dev_priv); |
3568 | ||
671dedd2 ID |
3569 | power_domain = intel_display_port_power_domain(intel_encoder); |
3570 | intel_display_power_get(dev_priv, power_domain); | |
3571 | ||
164c8598 | 3572 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", |
c23cc417 | 3573 | connector->base.id, connector->name); |
164c8598 | 3574 | |
a9756bb5 ZW |
3575 | intel_dp->has_audio = false; |
3576 | ||
3577 | if (HAS_PCH_SPLIT(dev)) | |
3578 | status = ironlake_dp_detect(intel_dp); | |
3579 | else | |
3580 | status = g4x_dp_detect(intel_dp); | |
1b9be9d0 | 3581 | |
a9756bb5 | 3582 | if (status != connector_status_connected) |
c8c8fb33 | 3583 | goto out; |
a9756bb5 | 3584 | |
0d198328 AJ |
3585 | intel_dp_probe_oui(intel_dp); |
3586 | ||
c3e5f67b DV |
3587 | if (intel_dp->force_audio != HDMI_AUDIO_AUTO) { |
3588 | intel_dp->has_audio = (intel_dp->force_audio == HDMI_AUDIO_ON); | |
f684960e | 3589 | } else { |
0b99836f | 3590 | edid = intel_dp_get_edid(connector, &intel_dp->aux.ddc); |
f684960e CW |
3591 | if (edid) { |
3592 | intel_dp->has_audio = drm_detect_monitor_audio(edid); | |
f684960e CW |
3593 | kfree(edid); |
3594 | } | |
a9756bb5 ZW |
3595 | } |
3596 | ||
d63885da PZ |
3597 | if (intel_encoder->type != INTEL_OUTPUT_EDP) |
3598 | intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT; | |
c8c8fb33 PZ |
3599 | status = connector_status_connected; |
3600 | ||
3601 | out: | |
671dedd2 ID |
3602 | intel_display_power_put(dev_priv, power_domain); |
3603 | ||
c8c8fb33 | 3604 | intel_runtime_pm_put(dev_priv); |
671dedd2 | 3605 | |
c8c8fb33 | 3606 | return status; |
a4fc5ed6 KP |
3607 | } |
3608 | ||
3609 | static int intel_dp_get_modes(struct drm_connector *connector) | |
3610 | { | |
df0e9248 | 3611 | struct intel_dp *intel_dp = intel_attached_dp(connector); |
671dedd2 ID |
3612 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
3613 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
dd06f90e | 3614 | struct intel_connector *intel_connector = to_intel_connector(connector); |
fa90ecef | 3615 | struct drm_device *dev = connector->dev; |
671dedd2 ID |
3616 | struct drm_i915_private *dev_priv = dev->dev_private; |
3617 | enum intel_display_power_domain power_domain; | |
32f9d658 | 3618 | int ret; |
a4fc5ed6 KP |
3619 | |
3620 | /* We should parse the EDID data and find out if it has an audio sink | |
3621 | */ | |
3622 | ||
671dedd2 ID |
3623 | power_domain = intel_display_port_power_domain(intel_encoder); |
3624 | intel_display_power_get(dev_priv, power_domain); | |
3625 | ||
0b99836f | 3626 | ret = intel_dp_get_edid_modes(connector, &intel_dp->aux.ddc); |
671dedd2 | 3627 | intel_display_power_put(dev_priv, power_domain); |
f8779fda | 3628 | if (ret) |
32f9d658 ZW |
3629 | return ret; |
3630 | ||
f8779fda | 3631 | /* if eDP has no EDID, fall back to fixed mode */ |
dd06f90e | 3632 | if (is_edp(intel_dp) && intel_connector->panel.fixed_mode) { |
f8779fda | 3633 | struct drm_display_mode *mode; |
dd06f90e JN |
3634 | mode = drm_mode_duplicate(dev, |
3635 | intel_connector->panel.fixed_mode); | |
f8779fda | 3636 | if (mode) { |
32f9d658 ZW |
3637 | drm_mode_probed_add(connector, mode); |
3638 | return 1; | |
3639 | } | |
3640 | } | |
3641 | return 0; | |
a4fc5ed6 KP |
3642 | } |
3643 | ||
1aad7ac0 CW |
3644 | static bool |
3645 | intel_dp_detect_audio(struct drm_connector *connector) | |
3646 | { | |
3647 | struct intel_dp *intel_dp = intel_attached_dp(connector); | |
671dedd2 ID |
3648 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); |
3649 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
3650 | struct drm_device *dev = connector->dev; | |
3651 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3652 | enum intel_display_power_domain power_domain; | |
1aad7ac0 CW |
3653 | struct edid *edid; |
3654 | bool has_audio = false; | |
3655 | ||
671dedd2 ID |
3656 | power_domain = intel_display_port_power_domain(intel_encoder); |
3657 | intel_display_power_get(dev_priv, power_domain); | |
3658 | ||
0b99836f | 3659 | edid = intel_dp_get_edid(connector, &intel_dp->aux.ddc); |
1aad7ac0 CW |
3660 | if (edid) { |
3661 | has_audio = drm_detect_monitor_audio(edid); | |
1aad7ac0 CW |
3662 | kfree(edid); |
3663 | } | |
3664 | ||
671dedd2 ID |
3665 | intel_display_power_put(dev_priv, power_domain); |
3666 | ||
1aad7ac0 CW |
3667 | return has_audio; |
3668 | } | |
3669 | ||
f684960e CW |
3670 | static int |
3671 | intel_dp_set_property(struct drm_connector *connector, | |
3672 | struct drm_property *property, | |
3673 | uint64_t val) | |
3674 | { | |
e953fd7b | 3675 | struct drm_i915_private *dev_priv = connector->dev->dev_private; |
53b41837 | 3676 | struct intel_connector *intel_connector = to_intel_connector(connector); |
da63a9f2 PZ |
3677 | struct intel_encoder *intel_encoder = intel_attached_encoder(connector); |
3678 | struct intel_dp *intel_dp = enc_to_intel_dp(&intel_encoder->base); | |
f684960e CW |
3679 | int ret; |
3680 | ||
662595df | 3681 | ret = drm_object_property_set_value(&connector->base, property, val); |
f684960e CW |
3682 | if (ret) |
3683 | return ret; | |
3684 | ||
3f43c48d | 3685 | if (property == dev_priv->force_audio_property) { |
1aad7ac0 CW |
3686 | int i = val; |
3687 | bool has_audio; | |
3688 | ||
3689 | if (i == intel_dp->force_audio) | |
f684960e CW |
3690 | return 0; |
3691 | ||
1aad7ac0 | 3692 | intel_dp->force_audio = i; |
f684960e | 3693 | |
c3e5f67b | 3694 | if (i == HDMI_AUDIO_AUTO) |
1aad7ac0 CW |
3695 | has_audio = intel_dp_detect_audio(connector); |
3696 | else | |
c3e5f67b | 3697 | has_audio = (i == HDMI_AUDIO_ON); |
1aad7ac0 CW |
3698 | |
3699 | if (has_audio == intel_dp->has_audio) | |
f684960e CW |
3700 | return 0; |
3701 | ||
1aad7ac0 | 3702 | intel_dp->has_audio = has_audio; |
f684960e CW |
3703 | goto done; |
3704 | } | |
3705 | ||
e953fd7b | 3706 | if (property == dev_priv->broadcast_rgb_property) { |
ae4edb80 DV |
3707 | bool old_auto = intel_dp->color_range_auto; |
3708 | uint32_t old_range = intel_dp->color_range; | |
3709 | ||
55bc60db VS |
3710 | switch (val) { |
3711 | case INTEL_BROADCAST_RGB_AUTO: | |
3712 | intel_dp->color_range_auto = true; | |
3713 | break; | |
3714 | case INTEL_BROADCAST_RGB_FULL: | |
3715 | intel_dp->color_range_auto = false; | |
3716 | intel_dp->color_range = 0; | |
3717 | break; | |
3718 | case INTEL_BROADCAST_RGB_LIMITED: | |
3719 | intel_dp->color_range_auto = false; | |
3720 | intel_dp->color_range = DP_COLOR_RANGE_16_235; | |
3721 | break; | |
3722 | default: | |
3723 | return -EINVAL; | |
3724 | } | |
ae4edb80 DV |
3725 | |
3726 | if (old_auto == intel_dp->color_range_auto && | |
3727 | old_range == intel_dp->color_range) | |
3728 | return 0; | |
3729 | ||
e953fd7b CW |
3730 | goto done; |
3731 | } | |
3732 | ||
53b41837 YN |
3733 | if (is_edp(intel_dp) && |
3734 | property == connector->dev->mode_config.scaling_mode_property) { | |
3735 | if (val == DRM_MODE_SCALE_NONE) { | |
3736 | DRM_DEBUG_KMS("no scaling not supported\n"); | |
3737 | return -EINVAL; | |
3738 | } | |
3739 | ||
3740 | if (intel_connector->panel.fitting_mode == val) { | |
3741 | /* the eDP scaling property is not changed */ | |
3742 | return 0; | |
3743 | } | |
3744 | intel_connector->panel.fitting_mode = val; | |
3745 | ||
3746 | goto done; | |
3747 | } | |
3748 | ||
f684960e CW |
3749 | return -EINVAL; |
3750 | ||
3751 | done: | |
c0c36b94 CW |
3752 | if (intel_encoder->base.crtc) |
3753 | intel_crtc_restore_mode(intel_encoder->base.crtc); | |
f684960e CW |
3754 | |
3755 | return 0; | |
3756 | } | |
3757 | ||
a4fc5ed6 | 3758 | static void |
73845adf | 3759 | intel_dp_connector_destroy(struct drm_connector *connector) |
a4fc5ed6 | 3760 | { |
1d508706 | 3761 | struct intel_connector *intel_connector = to_intel_connector(connector); |
aaa6fd2a | 3762 | |
9cd300e0 JN |
3763 | if (!IS_ERR_OR_NULL(intel_connector->edid)) |
3764 | kfree(intel_connector->edid); | |
3765 | ||
acd8db10 PZ |
3766 | /* Can't call is_edp() since the encoder may have been destroyed |
3767 | * already. */ | |
3768 | if (connector->connector_type == DRM_MODE_CONNECTOR_eDP) | |
1d508706 | 3769 | intel_panel_fini(&intel_connector->panel); |
aaa6fd2a | 3770 | |
a4fc5ed6 | 3771 | drm_connector_cleanup(connector); |
55f78c43 | 3772 | kfree(connector); |
a4fc5ed6 KP |
3773 | } |
3774 | ||
00c09d70 | 3775 | void intel_dp_encoder_destroy(struct drm_encoder *encoder) |
24d05927 | 3776 | { |
da63a9f2 PZ |
3777 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); |
3778 | struct intel_dp *intel_dp = &intel_dig_port->dp; | |
bd173813 | 3779 | struct drm_device *dev = intel_dp_to_dev(intel_dp); |
24d05927 | 3780 | |
4f71d0cb | 3781 | drm_dp_aux_unregister(&intel_dp->aux); |
24d05927 | 3782 | drm_encoder_cleanup(encoder); |
bd943159 KP |
3783 | if (is_edp(intel_dp)) { |
3784 | cancel_delayed_work_sync(&intel_dp->panel_vdd_work); | |
51fd371b | 3785 | drm_modeset_lock(&dev->mode_config.connection_mutex, NULL); |
4be73780 | 3786 | edp_panel_vdd_off_sync(intel_dp); |
51fd371b | 3787 | drm_modeset_unlock(&dev->mode_config.connection_mutex); |
bd943159 | 3788 | } |
da63a9f2 | 3789 | kfree(intel_dig_port); |
24d05927 DV |
3790 | } |
3791 | ||
a4fc5ed6 | 3792 | static const struct drm_connector_funcs intel_dp_connector_funcs = { |
2bd2ad64 | 3793 | .dpms = intel_connector_dpms, |
a4fc5ed6 KP |
3794 | .detect = intel_dp_detect, |
3795 | .fill_modes = drm_helper_probe_single_connector_modes, | |
f684960e | 3796 | .set_property = intel_dp_set_property, |
73845adf | 3797 | .destroy = intel_dp_connector_destroy, |
a4fc5ed6 KP |
3798 | }; |
3799 | ||
3800 | static const struct drm_connector_helper_funcs intel_dp_connector_helper_funcs = { | |
3801 | .get_modes = intel_dp_get_modes, | |
3802 | .mode_valid = intel_dp_mode_valid, | |
df0e9248 | 3803 | .best_encoder = intel_best_encoder, |
a4fc5ed6 KP |
3804 | }; |
3805 | ||
a4fc5ed6 | 3806 | static const struct drm_encoder_funcs intel_dp_enc_funcs = { |
24d05927 | 3807 | .destroy = intel_dp_encoder_destroy, |
a4fc5ed6 KP |
3808 | }; |
3809 | ||
995b6762 | 3810 | static void |
21d40d37 | 3811 | intel_dp_hot_plug(struct intel_encoder *intel_encoder) |
c8110e52 | 3812 | { |
fa90ecef | 3813 | struct intel_dp *intel_dp = enc_to_intel_dp(&intel_encoder->base); |
c8110e52 | 3814 | |
885a5014 | 3815 | intel_dp_check_link_status(intel_dp); |
c8110e52 | 3816 | } |
6207937d | 3817 | |
e3421a18 ZW |
3818 | /* Return which DP Port should be selected for Transcoder DP control */ |
3819 | int | |
0206e353 | 3820 | intel_trans_dp_port_sel(struct drm_crtc *crtc) |
e3421a18 ZW |
3821 | { |
3822 | struct drm_device *dev = crtc->dev; | |
fa90ecef PZ |
3823 | struct intel_encoder *intel_encoder; |
3824 | struct intel_dp *intel_dp; | |
e3421a18 | 3825 | |
fa90ecef PZ |
3826 | for_each_encoder_on_crtc(dev, crtc, intel_encoder) { |
3827 | intel_dp = enc_to_intel_dp(&intel_encoder->base); | |
e3421a18 | 3828 | |
fa90ecef PZ |
3829 | if (intel_encoder->type == INTEL_OUTPUT_DISPLAYPORT || |
3830 | intel_encoder->type == INTEL_OUTPUT_EDP) | |
ea5b213a | 3831 | return intel_dp->output_reg; |
e3421a18 | 3832 | } |
ea5b213a | 3833 | |
e3421a18 ZW |
3834 | return -1; |
3835 | } | |
3836 | ||
36e83a18 | 3837 | /* check the VBT to see whether the eDP is on DP-D port */ |
5d8a7752 | 3838 | bool intel_dp_is_edp(struct drm_device *dev, enum port port) |
36e83a18 ZY |
3839 | { |
3840 | struct drm_i915_private *dev_priv = dev->dev_private; | |
768f69c9 | 3841 | union child_device_config *p_child; |
36e83a18 | 3842 | int i; |
5d8a7752 VS |
3843 | static const short port_mapping[] = { |
3844 | [PORT_B] = PORT_IDPB, | |
3845 | [PORT_C] = PORT_IDPC, | |
3846 | [PORT_D] = PORT_IDPD, | |
3847 | }; | |
36e83a18 | 3848 | |
3b32a35b VS |
3849 | if (port == PORT_A) |
3850 | return true; | |
3851 | ||
41aa3448 | 3852 | if (!dev_priv->vbt.child_dev_num) |
36e83a18 ZY |
3853 | return false; |
3854 | ||
41aa3448 RV |
3855 | for (i = 0; i < dev_priv->vbt.child_dev_num; i++) { |
3856 | p_child = dev_priv->vbt.child_dev + i; | |
36e83a18 | 3857 | |
5d8a7752 | 3858 | if (p_child->common.dvo_port == port_mapping[port] && |
f02586df VS |
3859 | (p_child->common.device_type & DEVICE_TYPE_eDP_BITS) == |
3860 | (DEVICE_TYPE_eDP & DEVICE_TYPE_eDP_BITS)) | |
36e83a18 ZY |
3861 | return true; |
3862 | } | |
3863 | return false; | |
3864 | } | |
3865 | ||
f684960e CW |
3866 | static void |
3867 | intel_dp_add_properties(struct intel_dp *intel_dp, struct drm_connector *connector) | |
3868 | { | |
53b41837 YN |
3869 | struct intel_connector *intel_connector = to_intel_connector(connector); |
3870 | ||
3f43c48d | 3871 | intel_attach_force_audio_property(connector); |
e953fd7b | 3872 | intel_attach_broadcast_rgb_property(connector); |
55bc60db | 3873 | intel_dp->color_range_auto = true; |
53b41837 YN |
3874 | |
3875 | if (is_edp(intel_dp)) { | |
3876 | drm_mode_create_scaling_mode_property(connector->dev); | |
6de6d846 RC |
3877 | drm_object_attach_property( |
3878 | &connector->base, | |
53b41837 | 3879 | connector->dev->mode_config.scaling_mode_property, |
8e740cd1 YN |
3880 | DRM_MODE_SCALE_ASPECT); |
3881 | intel_connector->panel.fitting_mode = DRM_MODE_SCALE_ASPECT; | |
53b41837 | 3882 | } |
f684960e CW |
3883 | } |
3884 | ||
dada1a9f ID |
3885 | static void intel_dp_init_panel_power_timestamps(struct intel_dp *intel_dp) |
3886 | { | |
3887 | intel_dp->last_power_cycle = jiffies; | |
3888 | intel_dp->last_power_on = jiffies; | |
3889 | intel_dp->last_backlight_off = jiffies; | |
3890 | } | |
3891 | ||
67a54566 DV |
3892 | static void |
3893 | intel_dp_init_panel_power_sequencer(struct drm_device *dev, | |
f30d26e4 JN |
3894 | struct intel_dp *intel_dp, |
3895 | struct edp_power_seq *out) | |
67a54566 DV |
3896 | { |
3897 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3898 | struct edp_power_seq cur, vbt, spec, final; | |
3899 | u32 pp_on, pp_off, pp_div, pp; | |
bf13e81b | 3900 | int pp_ctrl_reg, pp_on_reg, pp_off_reg, pp_div_reg; |
453c5420 JB |
3901 | |
3902 | if (HAS_PCH_SPLIT(dev)) { | |
bf13e81b | 3903 | pp_ctrl_reg = PCH_PP_CONTROL; |
453c5420 JB |
3904 | pp_on_reg = PCH_PP_ON_DELAYS; |
3905 | pp_off_reg = PCH_PP_OFF_DELAYS; | |
3906 | pp_div_reg = PCH_PP_DIVISOR; | |
3907 | } else { | |
bf13e81b JN |
3908 | enum pipe pipe = vlv_power_sequencer_pipe(intel_dp); |
3909 | ||
3910 | pp_ctrl_reg = VLV_PIPE_PP_CONTROL(pipe); | |
3911 | pp_on_reg = VLV_PIPE_PP_ON_DELAYS(pipe); | |
3912 | pp_off_reg = VLV_PIPE_PP_OFF_DELAYS(pipe); | |
3913 | pp_div_reg = VLV_PIPE_PP_DIVISOR(pipe); | |
453c5420 | 3914 | } |
67a54566 DV |
3915 | |
3916 | /* Workaround: Need to write PP_CONTROL with the unlock key as | |
3917 | * the very first thing. */ | |
453c5420 | 3918 | pp = ironlake_get_pp_control(intel_dp); |
bf13e81b | 3919 | I915_WRITE(pp_ctrl_reg, pp); |
67a54566 | 3920 | |
453c5420 JB |
3921 | pp_on = I915_READ(pp_on_reg); |
3922 | pp_off = I915_READ(pp_off_reg); | |
3923 | pp_div = I915_READ(pp_div_reg); | |
67a54566 DV |
3924 | |
3925 | /* Pull timing values out of registers */ | |
3926 | cur.t1_t3 = (pp_on & PANEL_POWER_UP_DELAY_MASK) >> | |
3927 | PANEL_POWER_UP_DELAY_SHIFT; | |
3928 | ||
3929 | cur.t8 = (pp_on & PANEL_LIGHT_ON_DELAY_MASK) >> | |
3930 | PANEL_LIGHT_ON_DELAY_SHIFT; | |
3931 | ||
3932 | cur.t9 = (pp_off & PANEL_LIGHT_OFF_DELAY_MASK) >> | |
3933 | PANEL_LIGHT_OFF_DELAY_SHIFT; | |
3934 | ||
3935 | cur.t10 = (pp_off & PANEL_POWER_DOWN_DELAY_MASK) >> | |
3936 | PANEL_POWER_DOWN_DELAY_SHIFT; | |
3937 | ||
3938 | cur.t11_t12 = ((pp_div & PANEL_POWER_CYCLE_DELAY_MASK) >> | |
3939 | PANEL_POWER_CYCLE_DELAY_SHIFT) * 1000; | |
3940 | ||
3941 | DRM_DEBUG_KMS("cur t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n", | |
3942 | cur.t1_t3, cur.t8, cur.t9, cur.t10, cur.t11_t12); | |
3943 | ||
41aa3448 | 3944 | vbt = dev_priv->vbt.edp_pps; |
67a54566 DV |
3945 | |
3946 | /* Upper limits from eDP 1.3 spec. Note that we use the clunky units of | |
3947 | * our hw here, which are all in 100usec. */ | |
3948 | spec.t1_t3 = 210 * 10; | |
3949 | spec.t8 = 50 * 10; /* no limit for t8, use t7 instead */ | |
3950 | spec.t9 = 50 * 10; /* no limit for t9, make it symmetric with t8 */ | |
3951 | spec.t10 = 500 * 10; | |
3952 | /* This one is special and actually in units of 100ms, but zero | |
3953 | * based in the hw (so we need to add 100 ms). But the sw vbt | |
3954 | * table multiplies it with 1000 to make it in units of 100usec, | |
3955 | * too. */ | |
3956 | spec.t11_t12 = (510 + 100) * 10; | |
3957 | ||
3958 | DRM_DEBUG_KMS("vbt t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n", | |
3959 | vbt.t1_t3, vbt.t8, vbt.t9, vbt.t10, vbt.t11_t12); | |
3960 | ||
3961 | /* Use the max of the register settings and vbt. If both are | |
3962 | * unset, fall back to the spec limits. */ | |
3963 | #define assign_final(field) final.field = (max(cur.field, vbt.field) == 0 ? \ | |
3964 | spec.field : \ | |
3965 | max(cur.field, vbt.field)) | |
3966 | assign_final(t1_t3); | |
3967 | assign_final(t8); | |
3968 | assign_final(t9); | |
3969 | assign_final(t10); | |
3970 | assign_final(t11_t12); | |
3971 | #undef assign_final | |
3972 | ||
3973 | #define get_delay(field) (DIV_ROUND_UP(final.field, 10)) | |
3974 | intel_dp->panel_power_up_delay = get_delay(t1_t3); | |
3975 | intel_dp->backlight_on_delay = get_delay(t8); | |
3976 | intel_dp->backlight_off_delay = get_delay(t9); | |
3977 | intel_dp->panel_power_down_delay = get_delay(t10); | |
3978 | intel_dp->panel_power_cycle_delay = get_delay(t11_t12); | |
3979 | #undef get_delay | |
3980 | ||
f30d26e4 JN |
3981 | DRM_DEBUG_KMS("panel power up delay %d, power down delay %d, power cycle delay %d\n", |
3982 | intel_dp->panel_power_up_delay, intel_dp->panel_power_down_delay, | |
3983 | intel_dp->panel_power_cycle_delay); | |
3984 | ||
3985 | DRM_DEBUG_KMS("backlight on delay %d, off delay %d\n", | |
3986 | intel_dp->backlight_on_delay, intel_dp->backlight_off_delay); | |
3987 | ||
3988 | if (out) | |
3989 | *out = final; | |
3990 | } | |
3991 | ||
3992 | static void | |
3993 | intel_dp_init_panel_power_sequencer_registers(struct drm_device *dev, | |
3994 | struct intel_dp *intel_dp, | |
3995 | struct edp_power_seq *seq) | |
3996 | { | |
3997 | struct drm_i915_private *dev_priv = dev->dev_private; | |
453c5420 JB |
3998 | u32 pp_on, pp_off, pp_div, port_sel = 0; |
3999 | int div = HAS_PCH_SPLIT(dev) ? intel_pch_rawclk(dev) : intel_hrawclk(dev); | |
4000 | int pp_on_reg, pp_off_reg, pp_div_reg; | |
4001 | ||
4002 | if (HAS_PCH_SPLIT(dev)) { | |
4003 | pp_on_reg = PCH_PP_ON_DELAYS; | |
4004 | pp_off_reg = PCH_PP_OFF_DELAYS; | |
4005 | pp_div_reg = PCH_PP_DIVISOR; | |
4006 | } else { | |
bf13e81b JN |
4007 | enum pipe pipe = vlv_power_sequencer_pipe(intel_dp); |
4008 | ||
4009 | pp_on_reg = VLV_PIPE_PP_ON_DELAYS(pipe); | |
4010 | pp_off_reg = VLV_PIPE_PP_OFF_DELAYS(pipe); | |
4011 | pp_div_reg = VLV_PIPE_PP_DIVISOR(pipe); | |
453c5420 JB |
4012 | } |
4013 | ||
b2f19d1a PZ |
4014 | /* |
4015 | * And finally store the new values in the power sequencer. The | |
4016 | * backlight delays are set to 1 because we do manual waits on them. For | |
4017 | * T8, even BSpec recommends doing it. For T9, if we don't do this, | |
4018 | * we'll end up waiting for the backlight off delay twice: once when we | |
4019 | * do the manual sleep, and once when we disable the panel and wait for | |
4020 | * the PP_STATUS bit to become zero. | |
4021 | */ | |
f30d26e4 | 4022 | pp_on = (seq->t1_t3 << PANEL_POWER_UP_DELAY_SHIFT) | |
b2f19d1a PZ |
4023 | (1 << PANEL_LIGHT_ON_DELAY_SHIFT); |
4024 | pp_off = (1 << PANEL_LIGHT_OFF_DELAY_SHIFT) | | |
f30d26e4 | 4025 | (seq->t10 << PANEL_POWER_DOWN_DELAY_SHIFT); |
67a54566 DV |
4026 | /* Compute the divisor for the pp clock, simply match the Bspec |
4027 | * formula. */ | |
453c5420 | 4028 | pp_div = ((100 * div)/2 - 1) << PP_REFERENCE_DIVIDER_SHIFT; |
f30d26e4 | 4029 | pp_div |= (DIV_ROUND_UP(seq->t11_t12, 1000) |
67a54566 DV |
4030 | << PANEL_POWER_CYCLE_DELAY_SHIFT); |
4031 | ||
4032 | /* Haswell doesn't have any port selection bits for the panel | |
4033 | * power sequencer any more. */ | |
bc7d38a4 | 4034 | if (IS_VALLEYVIEW(dev)) { |
bf13e81b JN |
4035 | if (dp_to_dig_port(intel_dp)->port == PORT_B) |
4036 | port_sel = PANEL_PORT_SELECT_DPB_VLV; | |
4037 | else | |
4038 | port_sel = PANEL_PORT_SELECT_DPC_VLV; | |
bc7d38a4 ID |
4039 | } else if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) { |
4040 | if (dp_to_dig_port(intel_dp)->port == PORT_A) | |
a24c144c | 4041 | port_sel = PANEL_PORT_SELECT_DPA; |
67a54566 | 4042 | else |
a24c144c | 4043 | port_sel = PANEL_PORT_SELECT_DPD; |
67a54566 DV |
4044 | } |
4045 | ||
453c5420 JB |
4046 | pp_on |= port_sel; |
4047 | ||
4048 | I915_WRITE(pp_on_reg, pp_on); | |
4049 | I915_WRITE(pp_off_reg, pp_off); | |
4050 | I915_WRITE(pp_div_reg, pp_div); | |
67a54566 | 4051 | |
67a54566 | 4052 | DRM_DEBUG_KMS("panel power sequencer register settings: PP_ON %#x, PP_OFF %#x, PP_DIV %#x\n", |
453c5420 JB |
4053 | I915_READ(pp_on_reg), |
4054 | I915_READ(pp_off_reg), | |
4055 | I915_READ(pp_div_reg)); | |
f684960e CW |
4056 | } |
4057 | ||
439d7ac0 PB |
4058 | void intel_dp_set_drrs_state(struct drm_device *dev, int refresh_rate) |
4059 | { | |
4060 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4061 | struct intel_encoder *encoder; | |
4062 | struct intel_dp *intel_dp = NULL; | |
4063 | struct intel_crtc_config *config = NULL; | |
4064 | struct intel_crtc *intel_crtc = NULL; | |
4065 | struct intel_connector *intel_connector = dev_priv->drrs.connector; | |
4066 | u32 reg, val; | |
4067 | enum edp_drrs_refresh_rate_type index = DRRS_HIGH_RR; | |
4068 | ||
4069 | if (refresh_rate <= 0) { | |
4070 | DRM_DEBUG_KMS("Refresh rate should be positive non-zero.\n"); | |
4071 | return; | |
4072 | } | |
4073 | ||
4074 | if (intel_connector == NULL) { | |
4075 | DRM_DEBUG_KMS("DRRS supported for eDP only.\n"); | |
4076 | return; | |
4077 | } | |
4078 | ||
4079 | if (INTEL_INFO(dev)->gen < 8 && intel_edp_is_psr_enabled(dev)) { | |
4080 | DRM_DEBUG_KMS("DRRS is disabled as PSR is enabled\n"); | |
4081 | return; | |
4082 | } | |
4083 | ||
4084 | encoder = intel_attached_encoder(&intel_connector->base); | |
4085 | intel_dp = enc_to_intel_dp(&encoder->base); | |
4086 | intel_crtc = encoder->new_crtc; | |
4087 | ||
4088 | if (!intel_crtc) { | |
4089 | DRM_DEBUG_KMS("DRRS: intel_crtc not initialized\n"); | |
4090 | return; | |
4091 | } | |
4092 | ||
4093 | config = &intel_crtc->config; | |
4094 | ||
4095 | if (intel_dp->drrs_state.type < SEAMLESS_DRRS_SUPPORT) { | |
4096 | DRM_DEBUG_KMS("Only Seamless DRRS supported.\n"); | |
4097 | return; | |
4098 | } | |
4099 | ||
4100 | if (intel_connector->panel.downclock_mode->vrefresh == refresh_rate) | |
4101 | index = DRRS_LOW_RR; | |
4102 | ||
4103 | if (index == intel_dp->drrs_state.refresh_rate_type) { | |
4104 | DRM_DEBUG_KMS( | |
4105 | "DRRS requested for previously set RR...ignoring\n"); | |
4106 | return; | |
4107 | } | |
4108 | ||
4109 | if (!intel_crtc->active) { | |
4110 | DRM_DEBUG_KMS("eDP encoder disabled. CRTC not Active\n"); | |
4111 | return; | |
4112 | } | |
4113 | ||
4114 | if (INTEL_INFO(dev)->gen > 6 && INTEL_INFO(dev)->gen < 8) { | |
4115 | reg = PIPECONF(intel_crtc->config.cpu_transcoder); | |
4116 | val = I915_READ(reg); | |
4117 | if (index > DRRS_HIGH_RR) { | |
4118 | val |= PIPECONF_EDP_RR_MODE_SWITCH; | |
4119 | intel_dp_set_m2_n2(intel_crtc, &config->dp_m2_n2); | |
4120 | } else { | |
4121 | val &= ~PIPECONF_EDP_RR_MODE_SWITCH; | |
4122 | } | |
4123 | I915_WRITE(reg, val); | |
4124 | } | |
4125 | ||
4126 | /* | |
4127 | * mutex taken to ensure that there is no race between differnt | |
4128 | * drrs calls trying to update refresh rate. This scenario may occur | |
4129 | * in future when idleness detection based DRRS in kernel and | |
4130 | * possible calls from user space to set differnt RR are made. | |
4131 | */ | |
4132 | ||
4133 | mutex_lock(&intel_dp->drrs_state.mutex); | |
4134 | ||
4135 | intel_dp->drrs_state.refresh_rate_type = index; | |
4136 | ||
4137 | mutex_unlock(&intel_dp->drrs_state.mutex); | |
4138 | ||
4139 | DRM_DEBUG_KMS("eDP Refresh Rate set to : %dHz\n", refresh_rate); | |
4140 | } | |
4141 | ||
4f9db5b5 PB |
4142 | static struct drm_display_mode * |
4143 | intel_dp_drrs_init(struct intel_digital_port *intel_dig_port, | |
4144 | struct intel_connector *intel_connector, | |
4145 | struct drm_display_mode *fixed_mode) | |
4146 | { | |
4147 | struct drm_connector *connector = &intel_connector->base; | |
4148 | struct intel_dp *intel_dp = &intel_dig_port->dp; | |
4149 | struct drm_device *dev = intel_dig_port->base.base.dev; | |
4150 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4151 | struct drm_display_mode *downclock_mode = NULL; | |
4152 | ||
4153 | if (INTEL_INFO(dev)->gen <= 6) { | |
4154 | DRM_DEBUG_KMS("DRRS supported for Gen7 and above\n"); | |
4155 | return NULL; | |
4156 | } | |
4157 | ||
4158 | if (dev_priv->vbt.drrs_type != SEAMLESS_DRRS_SUPPORT) { | |
4159 | DRM_INFO("VBT doesn't support DRRS\n"); | |
4160 | return NULL; | |
4161 | } | |
4162 | ||
4163 | downclock_mode = intel_find_panel_downclock | |
4164 | (dev, fixed_mode, connector); | |
4165 | ||
4166 | if (!downclock_mode) { | |
4167 | DRM_INFO("DRRS not supported\n"); | |
4168 | return NULL; | |
4169 | } | |
4170 | ||
439d7ac0 PB |
4171 | dev_priv->drrs.connector = intel_connector; |
4172 | ||
4173 | mutex_init(&intel_dp->drrs_state.mutex); | |
4174 | ||
4f9db5b5 PB |
4175 | intel_dp->drrs_state.type = dev_priv->vbt.drrs_type; |
4176 | ||
4177 | intel_dp->drrs_state.refresh_rate_type = DRRS_HIGH_RR; | |
4178 | DRM_INFO("seamless DRRS supported for eDP panel.\n"); | |
4179 | return downclock_mode; | |
4180 | } | |
4181 | ||
ed92f0b2 | 4182 | static bool intel_edp_init_connector(struct intel_dp *intel_dp, |
0095e6dc PZ |
4183 | struct intel_connector *intel_connector, |
4184 | struct edp_power_seq *power_seq) | |
ed92f0b2 PZ |
4185 | { |
4186 | struct drm_connector *connector = &intel_connector->base; | |
4187 | struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp); | |
63635217 PZ |
4188 | struct intel_encoder *intel_encoder = &intel_dig_port->base; |
4189 | struct drm_device *dev = intel_encoder->base.dev; | |
ed92f0b2 PZ |
4190 | struct drm_i915_private *dev_priv = dev->dev_private; |
4191 | struct drm_display_mode *fixed_mode = NULL; | |
4f9db5b5 | 4192 | struct drm_display_mode *downclock_mode = NULL; |
ed92f0b2 PZ |
4193 | bool has_dpcd; |
4194 | struct drm_display_mode *scan; | |
4195 | struct edid *edid; | |
4196 | ||
4f9db5b5 PB |
4197 | intel_dp->drrs_state.type = DRRS_NOT_SUPPORTED; |
4198 | ||
ed92f0b2 PZ |
4199 | if (!is_edp(intel_dp)) |
4200 | return true; | |
4201 | ||
63635217 PZ |
4202 | /* The VDD bit needs a power domain reference, so if the bit is already |
4203 | * enabled when we boot, grab this reference. */ | |
4204 | if (edp_have_panel_vdd(intel_dp)) { | |
4205 | enum intel_display_power_domain power_domain; | |
4206 | power_domain = intel_display_port_power_domain(intel_encoder); | |
4207 | intel_display_power_get(dev_priv, power_domain); | |
4208 | } | |
4209 | ||
ed92f0b2 | 4210 | /* Cache DPCD and EDID for edp. */ |
24f3e092 | 4211 | intel_edp_panel_vdd_on(intel_dp); |
ed92f0b2 | 4212 | has_dpcd = intel_dp_get_dpcd(intel_dp); |
4be73780 | 4213 | edp_panel_vdd_off(intel_dp, false); |
ed92f0b2 PZ |
4214 | |
4215 | if (has_dpcd) { | |
4216 | if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11) | |
4217 | dev_priv->no_aux_handshake = | |
4218 | intel_dp->dpcd[DP_MAX_DOWNSPREAD] & | |
4219 | DP_NO_AUX_HANDSHAKE_LINK_TRAINING; | |
4220 | } else { | |
4221 | /* if this fails, presume the device is a ghost */ | |
4222 | DRM_INFO("failed to retrieve link info, disabling eDP\n"); | |
ed92f0b2 PZ |
4223 | return false; |
4224 | } | |
4225 | ||
4226 | /* We now know it's not a ghost, init power sequence regs. */ | |
0095e6dc | 4227 | intel_dp_init_panel_power_sequencer_registers(dev, intel_dp, power_seq); |
ed92f0b2 | 4228 | |
060c8778 | 4229 | mutex_lock(&dev->mode_config.mutex); |
0b99836f | 4230 | edid = drm_get_edid(connector, &intel_dp->aux.ddc); |
ed92f0b2 PZ |
4231 | if (edid) { |
4232 | if (drm_add_edid_modes(connector, edid)) { | |
4233 | drm_mode_connector_update_edid_property(connector, | |
4234 | edid); | |
4235 | drm_edid_to_eld(connector, edid); | |
4236 | } else { | |
4237 | kfree(edid); | |
4238 | edid = ERR_PTR(-EINVAL); | |
4239 | } | |
4240 | } else { | |
4241 | edid = ERR_PTR(-ENOENT); | |
4242 | } | |
4243 | intel_connector->edid = edid; | |
4244 | ||
4245 | /* prefer fixed mode from EDID if available */ | |
4246 | list_for_each_entry(scan, &connector->probed_modes, head) { | |
4247 | if ((scan->type & DRM_MODE_TYPE_PREFERRED)) { | |
4248 | fixed_mode = drm_mode_duplicate(dev, scan); | |
4f9db5b5 PB |
4249 | downclock_mode = intel_dp_drrs_init( |
4250 | intel_dig_port, | |
4251 | intel_connector, fixed_mode); | |
ed92f0b2 PZ |
4252 | break; |
4253 | } | |
4254 | } | |
4255 | ||
4256 | /* fallback to VBT if available for eDP */ | |
4257 | if (!fixed_mode && dev_priv->vbt.lfp_lvds_vbt_mode) { | |
4258 | fixed_mode = drm_mode_duplicate(dev, | |
4259 | dev_priv->vbt.lfp_lvds_vbt_mode); | |
4260 | if (fixed_mode) | |
4261 | fixed_mode->type |= DRM_MODE_TYPE_PREFERRED; | |
4262 | } | |
060c8778 | 4263 | mutex_unlock(&dev->mode_config.mutex); |
ed92f0b2 | 4264 | |
4f9db5b5 | 4265 | intel_panel_init(&intel_connector->panel, fixed_mode, downclock_mode); |
ed92f0b2 PZ |
4266 | intel_panel_setup_backlight(connector); |
4267 | ||
4268 | return true; | |
4269 | } | |
4270 | ||
16c25533 | 4271 | bool |
f0fec3f2 PZ |
4272 | intel_dp_init_connector(struct intel_digital_port *intel_dig_port, |
4273 | struct intel_connector *intel_connector) | |
a4fc5ed6 | 4274 | { |
f0fec3f2 PZ |
4275 | struct drm_connector *connector = &intel_connector->base; |
4276 | struct intel_dp *intel_dp = &intel_dig_port->dp; | |
4277 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
4278 | struct drm_device *dev = intel_encoder->base.dev; | |
a4fc5ed6 | 4279 | struct drm_i915_private *dev_priv = dev->dev_private; |
174edf1f | 4280 | enum port port = intel_dig_port->port; |
0095e6dc | 4281 | struct edp_power_seq power_seq = { 0 }; |
0b99836f | 4282 | int type; |
a4fc5ed6 | 4283 | |
ec5b01dd DL |
4284 | /* intel_dp vfuncs */ |
4285 | if (IS_VALLEYVIEW(dev)) | |
4286 | intel_dp->get_aux_clock_divider = vlv_get_aux_clock_divider; | |
4287 | else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) | |
4288 | intel_dp->get_aux_clock_divider = hsw_get_aux_clock_divider; | |
4289 | else if (HAS_PCH_SPLIT(dev)) | |
4290 | intel_dp->get_aux_clock_divider = ilk_get_aux_clock_divider; | |
4291 | else | |
4292 | intel_dp->get_aux_clock_divider = i9xx_get_aux_clock_divider; | |
4293 | ||
153b1100 DL |
4294 | intel_dp->get_aux_send_ctl = i9xx_get_aux_send_ctl; |
4295 | ||
0767935e DV |
4296 | /* Preserve the current hw state. */ |
4297 | intel_dp->DP = I915_READ(intel_dp->output_reg); | |
dd06f90e | 4298 | intel_dp->attached_connector = intel_connector; |
3d3dc149 | 4299 | |
3b32a35b | 4300 | if (intel_dp_is_edp(dev, port)) |
b329530c | 4301 | type = DRM_MODE_CONNECTOR_eDP; |
3b32a35b VS |
4302 | else |
4303 | type = DRM_MODE_CONNECTOR_DisplayPort; | |
b329530c | 4304 | |
f7d24902 ID |
4305 | /* |
4306 | * For eDP we always set the encoder type to INTEL_OUTPUT_EDP, but | |
4307 | * for DP the encoder type can be set by the caller to | |
4308 | * INTEL_OUTPUT_UNKNOWN for DDI, so don't rewrite it. | |
4309 | */ | |
4310 | if (type == DRM_MODE_CONNECTOR_eDP) | |
4311 | intel_encoder->type = INTEL_OUTPUT_EDP; | |
4312 | ||
e7281eab ID |
4313 | DRM_DEBUG_KMS("Adding %s connector on port %c\n", |
4314 | type == DRM_MODE_CONNECTOR_eDP ? "eDP" : "DP", | |
4315 | port_name(port)); | |
4316 | ||
b329530c | 4317 | drm_connector_init(dev, connector, &intel_dp_connector_funcs, type); |
a4fc5ed6 KP |
4318 | drm_connector_helper_add(connector, &intel_dp_connector_helper_funcs); |
4319 | ||
a4fc5ed6 KP |
4320 | connector->interlace_allowed = true; |
4321 | connector->doublescan_allowed = 0; | |
4322 | ||
f0fec3f2 | 4323 | INIT_DELAYED_WORK(&intel_dp->panel_vdd_work, |
4be73780 | 4324 | edp_panel_vdd_work); |
a4fc5ed6 | 4325 | |
df0e9248 | 4326 | intel_connector_attach_encoder(intel_connector, intel_encoder); |
a4fc5ed6 KP |
4327 | drm_sysfs_connector_add(connector); |
4328 | ||
affa9354 | 4329 | if (HAS_DDI(dev)) |
bcbc889b PZ |
4330 | intel_connector->get_hw_state = intel_ddi_connector_get_hw_state; |
4331 | else | |
4332 | intel_connector->get_hw_state = intel_connector_get_hw_state; | |
80f65de3 | 4333 | intel_connector->unregister = intel_dp_connector_unregister; |
bcbc889b | 4334 | |
0b99836f | 4335 | /* Set up the hotplug pin. */ |
ab9d7c30 PZ |
4336 | switch (port) { |
4337 | case PORT_A: | |
1d843f9d | 4338 | intel_encoder->hpd_pin = HPD_PORT_A; |
ab9d7c30 PZ |
4339 | break; |
4340 | case PORT_B: | |
1d843f9d | 4341 | intel_encoder->hpd_pin = HPD_PORT_B; |
ab9d7c30 PZ |
4342 | break; |
4343 | case PORT_C: | |
1d843f9d | 4344 | intel_encoder->hpd_pin = HPD_PORT_C; |
ab9d7c30 PZ |
4345 | break; |
4346 | case PORT_D: | |
1d843f9d | 4347 | intel_encoder->hpd_pin = HPD_PORT_D; |
ab9d7c30 PZ |
4348 | break; |
4349 | default: | |
ad1c0b19 | 4350 | BUG(); |
5eb08b69 ZW |
4351 | } |
4352 | ||
dada1a9f ID |
4353 | if (is_edp(intel_dp)) { |
4354 | intel_dp_init_panel_power_timestamps(intel_dp); | |
0095e6dc | 4355 | intel_dp_init_panel_power_sequencer(dev, intel_dp, &power_seq); |
dada1a9f | 4356 | } |
0095e6dc | 4357 | |
9d1a1031 | 4358 | intel_dp_aux_init(intel_dp, intel_connector); |
c1f05264 | 4359 | |
0095e6dc | 4360 | if (!intel_edp_init_connector(intel_dp, intel_connector, &power_seq)) { |
4f71d0cb | 4361 | drm_dp_aux_unregister(&intel_dp->aux); |
15b1d171 PZ |
4362 | if (is_edp(intel_dp)) { |
4363 | cancel_delayed_work_sync(&intel_dp->panel_vdd_work); | |
51fd371b | 4364 | drm_modeset_lock(&dev->mode_config.connection_mutex, NULL); |
4be73780 | 4365 | edp_panel_vdd_off_sync(intel_dp); |
51fd371b | 4366 | drm_modeset_unlock(&dev->mode_config.connection_mutex); |
15b1d171 | 4367 | } |
b2f246a8 PZ |
4368 | drm_sysfs_connector_remove(connector); |
4369 | drm_connector_cleanup(connector); | |
16c25533 | 4370 | return false; |
b2f246a8 | 4371 | } |
32f9d658 | 4372 | |
f684960e CW |
4373 | intel_dp_add_properties(intel_dp, connector); |
4374 | ||
a4fc5ed6 KP |
4375 | /* For G4X desktop chip, PEG_BAND_GAP_DATA 3:0 must first be written |
4376 | * 0xd. Failure to do so will result in spurious interrupts being | |
4377 | * generated on the port when a cable is not attached. | |
4378 | */ | |
4379 | if (IS_G4X(dev) && !IS_GM45(dev)) { | |
4380 | u32 temp = I915_READ(PEG_BAND_GAP_DATA); | |
4381 | I915_WRITE(PEG_BAND_GAP_DATA, (temp & ~0xf) | 0xd); | |
4382 | } | |
16c25533 PZ |
4383 | |
4384 | return true; | |
a4fc5ed6 | 4385 | } |
f0fec3f2 PZ |
4386 | |
4387 | void | |
4388 | intel_dp_init(struct drm_device *dev, int output_reg, enum port port) | |
4389 | { | |
4390 | struct intel_digital_port *intel_dig_port; | |
4391 | struct intel_encoder *intel_encoder; | |
4392 | struct drm_encoder *encoder; | |
4393 | struct intel_connector *intel_connector; | |
4394 | ||
b14c5679 | 4395 | intel_dig_port = kzalloc(sizeof(*intel_dig_port), GFP_KERNEL); |
f0fec3f2 PZ |
4396 | if (!intel_dig_port) |
4397 | return; | |
4398 | ||
b14c5679 | 4399 | intel_connector = kzalloc(sizeof(*intel_connector), GFP_KERNEL); |
f0fec3f2 PZ |
4400 | if (!intel_connector) { |
4401 | kfree(intel_dig_port); | |
4402 | return; | |
4403 | } | |
4404 | ||
4405 | intel_encoder = &intel_dig_port->base; | |
4406 | encoder = &intel_encoder->base; | |
4407 | ||
4408 | drm_encoder_init(dev, &intel_encoder->base, &intel_dp_enc_funcs, | |
4409 | DRM_MODE_ENCODER_TMDS); | |
4410 | ||
5bfe2ac0 | 4411 | intel_encoder->compute_config = intel_dp_compute_config; |
00c09d70 | 4412 | intel_encoder->disable = intel_disable_dp; |
00c09d70 | 4413 | intel_encoder->get_hw_state = intel_dp_get_hw_state; |
045ac3b5 | 4414 | intel_encoder->get_config = intel_dp_get_config; |
e4a1d846 | 4415 | if (IS_CHERRYVIEW(dev)) { |
9197c88b | 4416 | intel_encoder->pre_pll_enable = chv_dp_pre_pll_enable; |
e4a1d846 CML |
4417 | intel_encoder->pre_enable = chv_pre_enable_dp; |
4418 | intel_encoder->enable = vlv_enable_dp; | |
580d3811 | 4419 | intel_encoder->post_disable = chv_post_disable_dp; |
e4a1d846 | 4420 | } else if (IS_VALLEYVIEW(dev)) { |
ecff4f3b | 4421 | intel_encoder->pre_pll_enable = vlv_dp_pre_pll_enable; |
ab1f90f9 JN |
4422 | intel_encoder->pre_enable = vlv_pre_enable_dp; |
4423 | intel_encoder->enable = vlv_enable_dp; | |
49277c31 | 4424 | intel_encoder->post_disable = vlv_post_disable_dp; |
ab1f90f9 | 4425 | } else { |
ecff4f3b JN |
4426 | intel_encoder->pre_enable = g4x_pre_enable_dp; |
4427 | intel_encoder->enable = g4x_enable_dp; | |
49277c31 | 4428 | intel_encoder->post_disable = g4x_post_disable_dp; |
ab1f90f9 | 4429 | } |
f0fec3f2 | 4430 | |
174edf1f | 4431 | intel_dig_port->port = port; |
f0fec3f2 PZ |
4432 | intel_dig_port->dp.output_reg = output_reg; |
4433 | ||
00c09d70 | 4434 | intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT; |
882ec384 VS |
4435 | if (IS_CHERRYVIEW(dev)) { |
4436 | if (port == PORT_D) | |
4437 | intel_encoder->crtc_mask = 1 << 2; | |
4438 | else | |
4439 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1); | |
4440 | } else { | |
4441 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2); | |
4442 | } | |
bc079e8b | 4443 | intel_encoder->cloneable = 0; |
f0fec3f2 PZ |
4444 | intel_encoder->hot_plug = intel_dp_hot_plug; |
4445 | ||
15b1d171 PZ |
4446 | if (!intel_dp_init_connector(intel_dig_port, intel_connector)) { |
4447 | drm_encoder_cleanup(encoder); | |
4448 | kfree(intel_dig_port); | |
b2f246a8 | 4449 | kfree(intel_connector); |
15b1d171 | 4450 | } |
f0fec3f2 | 4451 | } |